|
X9470 Datasheet, PDF (9/25 Pages) Xicor Inc. – RF Power Amplifier (PA) Bias Controller | |||
|
◁ |
Preliminary Information
X9470
Write Cycle Timing
SCL
SDA
8th Bit of Last Byte
ACK
tWC
Stop
Condition
Start
Condition
Power Up Timing
Symbol
tr VCC(10)
Parameter
VCC Power-up rate
Min.
0.2
Max.
50
Unit
V/ms
Note:
Delays are measured from the time VCC is stable until the speciï¬ed operation can be initiated. These parameters are not 100% tested.
Proper recall of stored wiper setting requires a VCC power-up ramp that is monotonic and with noise or glitches < 100mV. It is important
to correctly sequence voltages in an LDMOS ampliï¬er circuit. For the X9470 typical application, the VCC, then V+ pins should be pow-
ered before the VDD of the LDMOS to prevent LDMOS damage. Under no circumstances should the VDD be applied to the LDMOS
device before VCC and V+ are applied to the X9470.
DCP Default Power-up Tap Positions (shipped from factory)
VREF DCP
0
Bias Adjust DCP
0
Nonvolatile Write Cycle Timing
Symbol
tWC(10)
Parameter
Write Cycle Time
Min.
Typ.(1)
5
Max.
10
Unit
ms
Note: tWC is the time from a valid stop condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is
the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.
REV 11.16 3/20/03
www.xicor.com
9 of 25
|
▷ |