 English |
|
|
|
|
|
|
|
| W972GG8JB-3-TR Datasheet, PDF (63/87 Pages) Winbond – 32M 8 BANKS 8 BIT DDR2 SDRAM | |||
| |||
| ◁ |
W972GG8JB
DQS
DQS
VDDQ
tDS
tDH
tDS
tDH
VIH(ac)min
VREF to AC
region
VIH(dc)min
VREF(dc)
VIL(dc)max
nominal
line
tangent
line
tangent
line
VIL(ac)max
VREF to AC
region
nominal
line
VSS
ÎTF
ÎTR
Setup Slew Rate tangent line[VIH(ac)min - VREF(dc)]
Rising Signal =
ÎTR
Setup Slew Rate tangent line[VREF(dc) - VIL(ac)max]
Falling Signal =
ÎTF
Figure 25 â Illustration of tangent line for tDS (differential DQS, DQS )
- 63 -
Publication Release Date: Dec. 03, 2012
Revision A03
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese