 English |
|
|
|
|
|
|
|
| W972GG8JB-3-TR Datasheet, PDF (62/87 Pages) Winbond – 32M 8 BANKS 8 BIT DDR2 SDRAM | |||
| |||
| ◁ |
W972GG8JB
DQS
DQS
VDDQ
tDS tDH
VIH(ac)min
VREF to AC
region
VIH(dc)min
VREF(dc)
VIL(dc)max
nominal
slew rate
VIL(ac)max
tDS tDH
nominal
slew rate
VREF to AC
region
VSS
ÎTF
ÎTR
Setup Slew Rate
Falling Signal
=
VREF(dc) - VIL(ac)max
ÎTF
Setup Slew Rate
Rising Signal
VIH(ac)min - VREF(dc)
=
ÎTR
Figure 24 â Illustration of nominal slew rate for tDS (differential DQS, DQS )
- 62 -
Publication Release Date: Dec. 03, 2012
Revision A03
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese