W9812G6IH Datasheet, PDF (40/42 Pages) Winbond – high-speed synchronous dynamic random access memory (SDRAM)

11.22 CKE/DQM Input Timing (Read Cycle)
W9812G6IH
CLK cycle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
Q1
Q2
CLK cycle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
Q1
Q2
CLK cycle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
Q1
Q2
3
4
5
6
7
Q3
Q4
(1)
3
4
Q6
Open
Open
5
6
7
Q3
Q4
(2)
3
4
5
Q6
Open
6
7
Q3
Q4
Q5
Q6
(3)
- 40 -
Publication Release Date:Jun. 05, 2008
Revision A03