DS92LV1224_15 Datasheet, PDF (9/23 Pages) Texas Instruments – 30-66 MHz 10 Bit Bus LVDS Deserializer

www.ti.com
AC Timing Diagrams and Test Circuits
DS92LV1224
SNLS189A – APRIL 2005 – REVISED APRIL 2013
Figure 2. “Worst Case” Deserializer ICC Test Pattern
Figure 3. Deserializer CMOS/TTL Output Load and Transition Times
Figure 4. SYNC Timing Delays
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV1224
Submit Documentation Feedback
9