DS92LV1224_15 Datasheet, PDF (15/23 Pages) Texas Instruments – 30-66 MHz 10 Bit Bus LVDS Deserializer

www.ti.com
DS92LV1224
SNLS189A – APRIL 2005 – REVISED APRIL 2013
Figure 11. Failsafe Biasing Setup
Figure 12. Using t_DJIT and t_RNM to Generate an Eye Pattern Mask and Validate Signal Quality
Figure 13. Random Lock Hot Insertion
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV1224
Submit Documentation Feedback
15