DS90CR485_15 Datasheet, PDF (9/22 Pages) Texas Instruments – 133MHz 48-bit Channel Link Serializer (6.384 Gbps)

www.ti.com
DS90CR485
SNLS143D – FEBRUARY 2003 – REVISED MARCH 2013
Figure 10. 48 LVCMOS/LVTLL Inputs Mapped to 8 LVDS Outputs
(DC Balance Mode- Enabled; BAL = High)
(E1 - Falling Edge; E2 - Rising Edge)
Table 1. DS90CR483 Inputs Mapped to DS90CR485 Inputs
DS90CR483 Tx Input
DS90CR485 Tx Input⁽¹⁾
DS90CR485 Strobe Edge
TxIN0
D0
E2
TxIN1
D1
E2
TxIN2
D2
E2
TxIN3
D3
E2
TxIN4
D4
E2
TxIN5
D5
E2
TxIN6
D6
E2
TxIN7
D7
E2
TxIN8
D8
E2
TxIN9
D9
E2
TxIN10
D10
E2
TxIN11
D11
E2
TxIN12
D12
E2
TxIN13
D13
E2
TxIN14
D14
E2
TxIN15
D15
E2
(1) E1 Falling and E2 Rising
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: DS90CR485
Submit Documentation Feedback
9