MSP430FR6979 Datasheet, PDF (88/163 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP430FR6979, MSP430FR69791, MSP430FR6977
MSP430FR6928, MSP430FR6927, MSP430FR69271
SLAS797A – AUGUST 2014 – REVISED MARCH 2015
www.ti.com
6.11.23.5 Port P2, P2.0 to P2.3, Input/Output With Schmitt Trigger
Pin Schematic: see Figure 6-1.
Table 6-19. Port P2 (P2.0 to P2.3) Pin Functions
PIN NAME (P2.x)
P2.0/UCA0SIMO/UCA0TXD/TB0.6/
TB0CLK/Sz
x
FUNCTION
0 P2.0 (I/O)
UCA0SIMO/UCA0TXD
TB0.CCI6B
TB0.6
TB0CLK
Internally tied to DVSS
Sz ⁽³⁾
CONTROL BITS AND SIGNALS ⁽¹⁾
P2DIR.x P2SEL1.x P2SEL0.x LCDSz
I: 0; O: 1
0
0
0
X ⁽²⁾
0
1
0
0
1
0
0
1
0
1
1
0
1
X
X
X
1
P2.1/UCA0SOMI/UCA0RXD/TB0.5/
DMAE0/Sz
1 P2.1 (I/O)
UCA0SOMI/UCA0RXD
TB0.CCI5B
TB0.5
DMA0E
Internally tied to DVSS
Sz ⁽³⁾
I: 0; O: 1
0
0
0
X ⁽²⁾
0
1
0
0
1
0
0
1
0
1
1
0
1
X
X
X
1
P2.2/UCA0CLK/TB0.4/RTCCLK/Sz
2 P2.2 (I/O)
UCA0CLK
TB0.CCI4B
TB0.4
N/A
RTCCLK
Sz ⁽³⁾
I: 0; O: 1
0
0
0
X ⁽²⁾
0
1
0
0
1
0
0
1
0
1
1
0
1
X
X
X
1
P2.3/UCA0STE/TB0OUTH/Sz
3 P2.3 (I/O)
UCA0STE
I: 0; O: 1
0
0
0
X ⁽²⁾
0
1
0
TB0OUTH
Internally tied to DVSS
0
1
0
0
1
N/A
Internally tied to DVSS
Sz ⁽³⁾
0
1
1
0
1
X
X
X
1
(1) X = Don't care
(2) Direction controlled by eUSCI_A0 module.
(3) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.
88
Detailed Description
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR6979 MSP430FR69791 MSP430FR6977 MSP430FR6928 MSP430FR6927
MSP430FR69271