MSP430FR6979 Datasheet, PDF (130/163 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP430FR6979, MSP430FR69791, MSP430FR6977
MSP430FR6928, MSP430FR6927, MSP430FR69271
SLAS797A – AUGUST 2014 – REVISED MARCH 2015
www.ti.com
Table 6-67. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h) (continued)
REGISTER DESCRIPTION
32-bit operand 2 – low word
32-bit operand 2 – high word
32 × 32 result 0 – least significant word
32 × 32 result 1
32 × 32 result 2
32 × 32 result 3 – most significant word
MPY32 control register 0
REGISTER
OP2L
OP2H
RES0
RES1
RES2
RES3
MPY32CTL0
OFFSET
20h
22h
24h
26h
28h
2Ah
2Ch
Table 6-68. DMA Registers (Base Address DMA General Control: 0500h,
DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)
REGISTER DESCRIPTION
DMA channel 0 control
DMA channel 0 source address low
DMA channel 0 source address high
DMA channel 0 destination address low
DMA channel 0 destination address high
DMA channel 0 transfer size
DMA channel 1 control
DMA channel 1 source address low
DMA channel 1 source address high
DMA channel 1 destination address low
DMA channel 1 destination address high
DMA channel 1 transfer size
DMA channel 2 control
DMA channel 2 source address low
DMA channel 2 source address high
DMA channel 2 destination address low
DMA channel 2 destination address high
DMA channel 2 transfer size
DMA module control 0
DMA module control 1
DMA module control 2
DMA module control 3
DMA module control 4
DMA interrupt vector
REGISTER
DMA0CTL
00h
DMA0SAL
02h
DMA0SAH
04h
DMA0DAL
06h
DMA0DAH
08h
DMA0SZ
0Ah
DMA1CTL
00h
DMA1SAL
02h
DMA1SAH
04h
DMA1DAL
06h
DMA1DAH
08h
DMA1SZ
0Ah
DMA2CTL
00h
DMA2SAL
02h
DMA2SAH
04h
DMA2DAL
06h
DMA2DAH
08h
DMA2SZ
0Ah
DMACTL0
00h
DMACTL1
02h
DMACTL2
04h
DMACTL3
06h
DMACTL4
08h
DMAIV
0Eh
OFFSET
Table 6-69. MPU Control Registers (Base Address: 05A0h)
REGISTER DESCRIPTION
MPU control 0
MPU control 1
MPU Segmentation Border 2
MPU Segmentation Border 1
MPU access management
MPU IP control 0
MPU IP Encapsulation Segment Border 2
MPU IP Encapsulation Segment Border 1
REGISTER
MPUCTL0
MPUCTL1
MPUSEGB2
MPUSEGB1
MPUSAM
MPUIPC0
MPUIPSEGB2
MPUIPSEGB1
OFFSET
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
130 Detailed Description
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR6979 MSP430FR69791 MSP430FR6977 MSP430FR6928 MSP430FR6927
MSP430FR69271