MSP430FR6979 Datasheet, PDF (21/163 Pages) Texas Instruments – Mixed-Signal Microcontrollers

www.ti.com
MSP430FR6979, MSP430FR69791, MSP430FR6977
MSP430FR6928, MSP430FR6927, MSP430FR69271
SLAS797A – AUGUST 2014 – REVISED MARCH 2015
Table 4-2. MSP430FR692x(1) Signal Descriptions (continued)
TERMINAL
NAME
PM
RGC
NO. Seg.
General-purpose digital I/O
DESCRIPTION
P6.4/TB0.0/COM1/Sx
Timer_B TB0 CCR0 capture: CCI0B input, compare: Out0 output
11 S31
LCD common output COM1 for LCD backplane
LCD segment output (segment number is package specific)
General-purpose digital I/O
P6.5/TB0.1/COM2/Sx
Timer_B TB0 CCR1 capture: CCI1A input, compare: Out1 output
12 S30
LCD common output COM2 for LCD backplane
LCD segment output (segment number is package specific)
General-purpose digital I/O
P6.6/TB0.2/COM3/Sx
Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output
13 S29
LCD common output COM3 for LCD backplane
LCD segment output (segment number is package specific)
General-purpose digital I/O
P3.0/UCB1CLK/Sx
14 S28 USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
LCD segment output (segment number is package specific)
General-purpose digital I/O
P3.1/UCB1SIMO/UCB1SDA/Sx
USCI_B1: Slave in, master out (SPI mode)
15 S27
USCI_B1: I²C data (I²C mode)
LCD segment output (segment number is package specific)
General-purpose digital I/O
P3.2/UCB1SOMI/UCB1SCL/Sx
USCI_B1: Slave out, master in (SPI mode)
16 S26
USCI_B1: I²C clock (I²C mode)
DVSS1
DVCC1
TEST/SBWTCK
RST/NMI/SBWTDIO
LCD segment output (segment number is package specific)
17
Digital ground supply
18
Digital power supply
Test mode pin - select digital I/O on JTAG pins
19
Spy-Bi-Wire input clock
Reset input active low; Nonmaskable interrupt input
20
Spy-Bi-Wire data input/output
General-purpose digital I/O
PJ.0/TDO/TB0OUTH/SMCLK/
SRSCG1
21
Test data output port
Switch all PWM outputs high impedance input - Timer_B TB0
SMCLK output
Low-power debug: CPU Status register SCG1
General-purpose digital I/O
PJ.1/TDI/TCLK/MCLK/SRSCG0
22
Test data input or test clock input
MCLK output
Low-power debug: CPU Status register SCG0
Copyright © 2014–2015, Texas Instruments Incorporated
Terminal Configuration and Functions
21
Submit Documentation Feedback
Product Folder Links: MSP430FR6979 MSP430FR69791 MSP430FR6977 MSP430FR6928 MSP430FR6927
MSP430FR69271