AM1802_16 Datasheet, PDF (82/182 Pages) Texas Instruments – AM1802 ARM® Microprocessor

AM1802
SPRS710E – NOVEMBER 2010 – REVISED MARCH 2014
www.ti.com
Table 6-22. Switching Characteristics for EMIFA Asynchronous Memory Interface^(1)(2)(3)
NO.
PARAMETER
1
t_{d(TURNAROUND)}
Turn around time
3
t_c(EMRCYCLE)
EMIF read cycle time (EW = 0)
EMIF read cycle time (EW = 1)
Output setup time, EMA_CE[5:2] low to EMA_OE low (SS = 0)
4
t_{su(EMCEL-EMOEL)}
Output setup time, EMA_CE[5:2] low to EMA_OE low (SS = 1)
Output hold time, EMA_OE high to EMA_CE[5:2] high (SS = 0)
5
t_{h(EMOEH-EMCEH)}
Output hold time, EMA_OE high to EMA_CE[5:2] high (SS = 1)
6
t_{su(EMBAV-EMOEL)}
7
t_{h(EMOEH-EMBAIV)}
8
t_{su(EMBAV-EMOEL)}
9
t_{h(EMOEH-EMAIV)}
10 t_w(EMOEL)
Output setup time, EMA_BA[1:0] valid to EMA_OE low
Output hold time, EMA_OE high to EMA_BA[1:0] invalid
Output setup time, EMA_A[13:0] valid to EMA_OE low
Output hold time, EMA_OE high to EMA_A[13:0] invalid
EMA_OE active low width (EW = 0)
EMA_OE active low width (EW = 1)
11 t_{d(EMWAITH-EMOEH)} Delay time from EMA_WAIT deasserted to EMA_OE high
28 t_{su(EMARW-EMOEL)} Output setup time, EMA_A_RW valid to EMA_OE low
29
t_{h(EMOEH-EMARW)}
Output hold time, EMA_OE high to EMA_A_RW invalid
15
t_c(EMWCYCLE)
EMIF write cycle time (EW = 0)
EMIF write cycle time (EW = 1)
16
t_{su(EMCEL-EMWEL)}
Output setup time, EMA_CE[5:2] low to EMA_WE low (SS = 0)
Output setup time, EMA_CE[5:2] low to EMA_WE low (SS = 1)
17
t_{h(EMWEH-EMCEH)}
Output hold time, EMA_WE high to EMA_CE[5:2] high (SS = 0)
Output hold time, EMA_WE high to EMA_CE[5:2] high (SS = 1)
18 t_{su(EMDQMV-EMWEL)} Output setup time, EMA_BA[1:0] valid to EMA_WE low
19 t_{h(EMWEH-EMDQMIV)} Output hold time, EMA_WE high to EMA_BA[1:0] invalid
20 t_{su(EMBAV-EMWEL)} Output setup time, EMA_BA[1:0] valid to EMA_WE low
21
t_{h(EMWEH-EMBAIV)}
Output hold time, EMA_WE high to EMA_BA[1:0] invalid
22
t_{su(EMAV-EMWEL)}
Output setup time, EMA_A[13:0] valid to EMA_WE low
MIN
READS and WRITES
(TA)*E - 3
READS
(RS+RST+RH)*E - 3
(RS+RST+RH+EWC)*E - 3
(RS)*E-3
-3
(RH)*E - 3
-3
(RS)*E-3
(RH)*E-3
(RS)*E-3
(RH)*E-3
(RST)*E-3
(RST+EWC)*E-3
3E-3
(RS)*E-3
(RH)*E-3
WRITES
(WS+WST+WH)*E-3
(WS+WST+WH+EWC)*E - 3
(WS)*E - 3
-3
(WH)*E-3
-3
(WS)*E-3
(WH)*E-3
(WS)*E-3
(WH)*E-3
(WS)*E-3
1.2V, 1.1V, 1.0V
Nom
MAX
UNIT
(TA)*E
(TA)*E + 3
ns
(RS+RST+RH)*E
(RS+RST+RH+EWC)*E
(RS)*E
0
(RH)*E
0
(RS)*E
(RH)*E
(RS)*E
(RH)*E
(RST)*E
(RST+EWC)*E
4E
(RS)*E
(RH)*E
(RS+RST+RH)*E + 3
ns
(RS+RST+RH+EWC)*E + 3
ns
(RS)*E+3
ns
+3
ns
(RH)*E + 3
ns
+3
ns
(RS)*E+3
ns
(RH)*E+3
ns
(RS)*E+3
ns
(RH)*E+3
ns
(RST)*E+3
ns
(RST+EWC)*E+3
ns
4E+3
ns
(RS)*E+3
ns
(RH)*E+3
ns
(WS+WST+WH)*E
(WS+WST+WH)*E+3
ns
(WS+WST+WH+EWC)*E
(WS+WST+WH+EWC)*E + 3
ns
(WS)*E
(WS)*E + 3
ns
0
+3
ns
(WH)*E
(WH)*E+3
ns
0
+3
ns
(WS)*E
(WS)*E+3
ns
(WH)*E
(WH)*E+3
ns
(WS)*E
(WS)*E+3
ns
(WH)*E
(WH)*E+3
ns
(WS)*E
(WS)*E+3
ns
(1) TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These
parameters are programmed via the Asynchronous Bank and Asynchronous Wait Cycle Configuration Registers. These support the following range of values: TA[4-1], RS[16-1], RST[64-
1], RH[8-1], WS[16-1], WST[64-1], WH[8-1], and MEW[1-256].
(2) E = EMA_CLK period or in ns. EMA_CLK is selected either as SYSCLK3 or the PLL0 output clock divided by 4.5. As an example, when SYSCLK3 is selected and set to 100MHz,
E=10ns.
(3) EWC = external wait cycles determined by EMA_WAIT input signal. EWC supports the following range of values EWC[256-1]. Note that the maximum wait time before timeout is specified
by bit field MEWC in the Asynchronous Wait Cycle Configuration Register.
82
Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Links: AM1802
Copyright © 2010–2014, Texas Instruments Incorporated