AM1802_16 Datasheet, PDF (71/182 Pages) Texas Instruments – AM1802 ARM® Microprocessor

www.ti.com
AM1802
SPRS710E – NOVEMBER 2010 – REVISED MARCH 2014
6.9.2 EDMA Peripheral Register Descriptions
Table 6-13 is the list of EDMA3 Channel Controller Registers and Table 6-14 is the list of EDMA3 Transfer
Controller registers.
Table 6-13. EDMA3 Channel Controller (EDMA3CC) Registers
EDMA0 Channel Controller 0 EDMA1 Channel Controller 0
BYTE ADDRESS
BYTE ADDRESS
ACRONYM
REGISTER DESCRIPTION
0x01C0 0000
0x01E3 0000
PID
Peripheral Identification Register
0x01C0 0004
0x01E3 0004
CCCFG
EDMA3CC Configuration Register
Global Registers
0x01C0 0200
0x01E3 0200
QCHMAP0 QDMA Channel 0 Mapping Register
0x01C0 0204
0x01E3 0204
QCHMAP1 QDMA Channel 1 Mapping Register
0x01C0 0208
0x01E3 0208
QCHMAP2 QDMA Channel 2 Mapping Register
0x01C0 020C
0x01E3 020C
QCHMAP3 QDMA Channel 3 Mapping Register
0x01C0 0210
0x01E3 0210
QCHMAP4 QDMA Channel 4 Mapping Register
0x01C0 0214
0x01E3 0214
QCHMAP5 QDMA Channel 5 Mapping Register
0x01C0 0218
0x01E3 0218
QCHMAP6 QDMA Channel 6 Mapping Register
0x01C0 021C
0x01E3 021C
QCHMAP7 QDMA Channel 7 Mapping Register
0x01C0 0240
0x01E3 0240
DMAQNUM0 DMA Channel Queue Number Register 0
0x01C0 0244
0x01E3 0244
DMAQNUM1 DMA Channel Queue Number Register 1
0x01C0 0248
0x01E3 0248
DMAQNUM2 DMA Channel Queue Number Register 2
0x01C0 024C
0x01E3 024C
DMAQNUM3 DMA Channel Queue Number Register 3
0x01C0 0260
0x01C0 0284
0x01E3 0260
0x01E3 0284
QDMAQNUM QDMA Channel Queue Number Register
QUEPRI
Queue Priority Register⁽¹⁾
0x01C0 0300
0x01E3 0300
EMR
Event Missed Register
0x01C0 0308
0x01E3 0308
EMCR
Event Missed Clear Register
0x01C0 0310
0x01E3 0310
QEMR
QDMA Event Missed Register
0x01C0 0314
0x01E3 0314
QEMCR
QDMA Event Missed Clear Register
0x01C0 0318
0x01E3 0318
CCERR
EDMA3CC Error Register
0x01C0 031C
0x01E3 031C
CCERRCLR EDMA3CC Error Clear Register
0x01C0 0320
0x01E3 0320
EEVAL
Error Evaluate Register
0x01C0 0340
0x01E3 0340
DRAE0
DMA Region Access Enable Register for Region 0
0x01C0 0348
0x01E3 0348
DRAE1
DMA Region Access Enable Register for Region 1
0x01C0 0350
0x01E3 0350
DRAE2
DMA Region Access Enable Register for Region 2
0x01C0 0358
0x01E3 0358
DRAE3
DMA Region Access Enable Register for Region 3
0x01C0 0380
0x01E3 0380
QRAE0
QDMA Region Access Enable Register for Region 0
0x01C0 0384
0x01E3 0384
QRAE1
QDMA Region Access Enable Register for Region 1
0x01C0 0388
0x01E3 0388
QRAE2
QDMA Region Access Enable Register for Region 2
0x01C0 038C
0x01E3 038C
QRAE3
QDMA Region Access Enable Register for Region 3
0x01C0 0400 - 0x01C0 043C 0x01E3 0400 - 0x01E3 043C Q0E0-Q0E15 Event Queue Entry Registers Q0E0-Q0E15
0x01C0 0440 - 0x01C0 047C 0x01E3 0440 - 0x01E3 047C Q1E0-Q1E15 Event Queue Entry Registers Q1E0-Q1E15
0x01C0 0600
0x01E3 0600
QSTAT0
Queue 0 Status Register
0x01C0 0604
0x01E3 0604
QSTAT1
Queue 1 Status Register
0x01C0 0620
0x01E3 0620
QWMTHRA Queue Watermark Threshold A Register
0x01C0 0640
0x01E3 0640
CCSTAT EDMA3CC Status Register
Global Channel Registers
0x01C0 1000
0x01E3 1000
ER
Event Register
(1) On previous architectures, the EDMA3TC priority was controlled by the queue priority register (QUEPRI) in the EDMA3CC memory-
map. However for this device, the priority control for the transfer controllers is controlled by the chip-level registers in the System
Configuration Module. You should use the chip-level registers and not QUEPRI to configure the TC priority.
Copyright © 2010–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
71
Submit Documentation Feedback
Product Folder Links: AM1802