AM1802_16 Datasheet, PDF (2/182 Pages) Texas Instruments – AM1802 ARM® Microprocessor

AM1802
SPRS710E – NOVEMBER 2010 – REVISED MARCH 2014
www.ti.com
1.3 Description
The AM1802 ARM microprocessor is a low-power applications processor based on ARM926EJ-S.
The device enables original-equipment manufacturers (OEMs) and original-design manufacturers (ODMs)
to quickly bring to market devices featuring robust operating systems support, rich user interfaces, and
high processing performance life through the maximum flexibility of a fully integrated mixed processor
solution.
The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and
processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all parts of the processor and
memory system can operate continuously.
The ARM core has a coprocessor 15 (CP15), protection module, and data and program memory
management units (MMUs) with table look-aside buffers. The ARM core processor has separate 16-KB
instruction and 16-KB data caches. Both are four-way associative with virtual index virtual tag (VIVT). The
ARM core also has 8KB of RAM (Vector Table) and 64KB of ROM.
The peripheral set includes: a 10/100 Mbps Ethernet media access controller (EMAC) with a management
data input/output (MDIO) module; one USB2.0 OTG interface; one inter-integrated circuit (I²C Bus)
interface; one multichannel audio serial port (McASP) with 16 serializers and FIFO buffers; two serial
peripheral interfaces (SPIs) with multiple chip selects; four 64-bit general-purpose timers each
configurable (one configurable as watchdog); a configurable 16-bit host-port interface (HPI); up to 9 banks
of general-purpose input/output (GPIO) pins, with each bank containing 16 pins with programmable
interrupt and event generation modes, multiplexed with other peripherals; three UART interfaces (each
with RTS and CTS); two external memory interfaces: an asynchronous and SDRAM external memory
interface (EMIFA) for slower memories or peripherals; and a higher speed DDR2/Mobile DDR controller.
The EMAC provides an efficient interface between the device and a network. The EMAC supports both
10Base-T and 100Base-TX, or 10 Mbps and 100 Mbps in either half- or full-duplex mode. Additionally, an
MDIO interface is available for PHY configuration. The EMAC supports both MII and RMII interfaces.
The rich peripheral set provides the ability to control external peripheral devices and communicate with
external processors. For details on each of the peripherals, see the related sections in this document and
the associated peripheral reference guides.
The device has a complete set of development tools for the ARM processor. These tools include C
compilers, and scheduling, and a Windows^® debugger interface for visibility into source code execution.
PART NUMBER
AM1802ZWT
AM1802ZCE
Device Information
PACKAGE
NFBGA (361)
NFBGA (361)
BODY SIZE
16,00 mm x 16,00 mm
13,00 mm x 13,00 mm
2
AM1802 ARM Microprocessor
Submit Documentation Feedback
Product Folder Links: AM1802
Copyright © 2010–2014, Texas Instruments Incorporated