AM1802_16 Datasheet, PDF (3/182 Pages) Texas Instruments – AM1802 ARM® Microprocessor

www.ti.com
AM1802
SPRS710E – NOVEMBER 2010 – REVISED MARCH 2014
1.4 Functional Block Diagram
Figure 1-1 shows the functional block diagram of the device.
Input
Clock(s)
System Control
PLL/Clock
Generator
w/OSC
General-
Purpose
Timer (x3)
RTC/
32-kHz
OSC
JTAG Interface
Memory
Protection
Power/Sleep
Controller
Pin
Multiplexing
ARM Subsystem
ARM926EJ-S CPU
With MMU
4KB ETB
16KB 16KB
I-Cache D-Cache
8KB RAM
(Vector Table)
64KB ROM
Switched Central Resource (SCR)
Peripherals
DMA Audio Ports
Serial Interfaces
EDMA3
(x2)
McASP
w/FIFO
I²C
SPI
UART
(x1)
(x2)
(x3)
Connectivity
USB2.0
OTG Ctlr
PHY
EMAC
10/100 MDIO
(MII/RMII)
MMC/SD
(8b)
(x1)
Internal Memory
128KB
RAM
External Memory Interfaces
EMIFA(8b/16B)
NAND/Flash
16b SDRAM
DDR2/MDDR
Controller
Figure 1-1. Functional Block Diagram
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1802
AM1802 ARM Microprocessor
3