English
Language : 

DAC38RF86 Datasheet, PDF (80/141 Pages) Texas Instruments – Dual- or Single-Channel, Single-Ended, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip GSM PLL
DAC38RF86, DAC38RF87
DAC38RF97, DAC38RF96
SLASEF4 – FEBRUARY 2017
www.ti.com
8.5.20 JESD Lane Skew Register (address = 0x12) [reset = 0x0000]
Figure 71. JESD Lane Skew Register (JESD_LN_SKEW)
15
14
13
12
11
10
9
8
0
0
0
0
0
0
0
x
R
R
R
R
R
R
R
R
7
6
5
4
3
2
1
0
0
0
0
1
0
0
1
0
R
R
R
R
R
R
R
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 61. JESD_LN_SKEW Field Descriptions
Bit Field
15:5 NOT USED
4:0 MEMIN_LANE_SKEW
Type
R
R
Reset
0x0000
0b00000
Description
Not used
Measure of the lane skew for each link only. Bits are
READ_ONLY
8.5.21 CMIX Configuration Register (address = 0x17) [reset = 0x0000]
Figure 72. CMIX Configuration Register (CMIX)
15
14
13
12
11
10
9
8
0
0
0
0
0
0
0
x
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7
6
5
4
3
2
1
0
0
0
0
1
0
1
1
1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Bit Field
15:12 CMIX_AB
11:4 Reserved
3:0 CMIX_CD
Table 62. CMIX Field Descriptions
Type
R/W
R/W
R/W
Reset
0x0
00000000
0
0x0
Description
These bits turn on the different coarse mixing options.
Combining the different options together can result in every
possible n x Fs/8 [n=0->7]. Below is the valid programming
table:
cmix=(mem_fs8; mem_fs4; mem_fs2; mem_fsm4)
0000 : no mixing
0001 : -fs/4
0010 : fs/2
0100 : fs/4
1000 : fs/8
1100 : 3fs/8
1010 : 5fs/8
1110 : 7fs/8
Reserved
These bits turn on the different coarse mixing options.
Combining the different options together can result in every
possible n x Fs/8 [n=0->7]. Below is the valid programming
table:
cmix=(mem_fs8; mem_fs4; mem_fs2; mem_fsm4)
0000 : no mixing
0001 : -fs/4
0010 : fs/2
0100 : fs/4
1000 : fs/8
1100 : 3fs/8
1010 : 5fs/8
1110 : 7fs/8
80
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: DAC38RF86 DAC38RF87 DAC38RF97 DAC38RF96