DS90UB949-Q1 Datasheet, PDF (69/82 Pages) Texas Instruments – 1080p HDMI to FPD-Link III Bridge Serializer

www.ti.com
Typical Applications (continued)
DS90UB949-Q1
SNLS452 – NOVEMBER 2014
Graphics
Processor
HDMI
VDDIO
1.8V
1.8V 1.1V
IN_CLK-/+
IN_D0-/+
IN_D1-/+
IN_D2-/+
CEC
DDC
HPD
DOUT0+
DOUT0-
DOUT1+
DOUT1-
DS90UB949-Q1
Serializer
FPD-Link III
2 Lane
3.3V 1.2V
VDDIO
(3.3V / 1.8V)
RIN0+
RIN0-
RIN1+
RIN1-
DS90UB948-Q1
Deserializer
I2C
IDx
D_GPIO
(SPI)
I2C
IDx
D_GPIO
(SPI)
HDMI ± High Definition Multimedia Interface
Figure 27. Typical System Diagram
FPD-Link
(Open LDI)
CLK+/-
D0+/-
D1+/-
D2+/-
D3+/-
CLK2+/-
D4+/-
D5+/-
D6+/-
D7+/-
LVDS
Display
1080p60
or Graphic
Processor
9.2.1 Design Requirements
The SER/DES supports only AC-coupled interconnects through an integrated DC-balanced decoding scheme.
External AC coupling capacitors must be placed in series in the FPD-Link III signal path as illustrated in
Figure 28.
Table 11. Design Parameters
DESIGN PARAMETER
VDDIO
AC Coupling Capacitor for DOUT0± and DOUT1± with 92x
deserializers
AC Coupling Capacitor for DOUT0± and DOUT1± with 94x
deserializers
EXAMPLE VALUE
1.8V
100nF
33nF
For applications utilizing single-ended 50Ω coaxial cable, the unused data pins (DOUT0-, DOUT1-) should utilize
a 15nF capacitor and should be terminated with a 50Ω resistor.
SER
D_OUT+
D_OUT-
R_IN+
R_IN-
DES
Figure 28. AC-Coupled Connection (STP)
SER
D_OUT+
R_IN+
DES
D_OUT-
503
503
R_IN-
Figure 29. AC-Coupled Connection (Coaxial)
For high-speed FPD–Link III transmissions, the smallest available package should be used for the AC coupling
capacitor. This will help minimize degradation of signal quality due to package parasitics.
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DS90UB949-Q1
Submit Documentation Feedback
69