TI380FPA Datasheet, PDF (3/24 Pages) Texas Instruments – PACKETBLASTER™

TI380FPA
PACKETBLASTERā
SPWS011A − MARCH 1995 − REVISED AUGUST 1995
functional block diagram
TI380FPA attaches directly to the adapter local memory bus of a TI380C2x or TI380C3x commprocessor.
Generally, FPA pins should be directly connected to like-named pins of the TI380C2x and TI380C3x.
FPA
Microcontroller
• Datapath
• SRAM Control Store
• Scheduler
Adapter-
Monitoring
Logic
• PH rx Monitor and rx
FIFO
• PH tx Monitor
• SIF DMA Monitor
Local-
Bus
Interface
• Local-Bus Arbiter
• Local-Bus Control
• Local Parity-
Check / Generator
Phase-Locked Loop (PLL)
Clock
Generator
FPA Registers
• Control Registers
• Statistics Registers
MADH0
.
.
.
MADH7
MADL0
.
.
.
MADL7
MRAS
MCAS
MAXPH
MAXPL
MW
MOE
MDDIR
MAL
MAX0
MAX2
MBEN
MBGR
MBRQ
MBCLK1
PLLCAP
MRESET
EXTINT0
MANT0
MANT1
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
3