DS90UA101-Q1_14 Datasheet, PDF (16/41 Pages) Texas Instruments – Multi-Channel Digital Audio Link

DS90UA101-Q1
SNLS441A – JULY 2013 – REVISED SEPTEMBER 2013
Addr
(Hex)
0x03
Name
General
Configuration
Bits Field
R/W
7
RX CRC Checker RW
Enable
6
TX Parity
RW
Generator Enable
5
CRC Error Reset RW
4
I²C Remote Write RW
Auto
Acknowledge
3
I²C Pass All
RW
2
I²C Pass-Through RW
1
RSVD
RW
0
TRFB
RW
0x06 DES ID
7:1 Deserializer
RW
Device ID
0
Freeze Device ID RW
Default
(Hex)
0xC5
www.ti.com
Description
Back channel CRC Checker enable.
1:Enable.
0:Disable.
Forward channel Parity Generator enable.
1: Enable.
0: Disable.
Clear CRC error counters.
This bit is NOT self-clearing.
1: Clear counters.
0: Normal operation.
Automatically acknowledge I²C remote writes.
This mode should only be used when the system is
LOCKED.
1: Enable: When enabled, I²C writes to the Deserializer
(or any remote I²C slave, if I²C Pass All is enabled) are
immediately acknowledged without waiting for the
Deserializer to acknowledge the write. The accesses are
then remapped to the address specified in 0x06.
0: Disable.
Pass-through all I²C transactions. For an explanation of
I²C pass-through, refer to I²C Pass-Through and Multiple
Device Addressing.
1: Enable pass-through of all I²C accesses to I²C IDs that
do not match the Serializer I²C ID. The I²C accesses are
then remapped to the address specified in register 0x06.
0: Enable pass-through only of I²C accesses to I²C IDs
matching either the remote Deserializer I²C ID or the
remote slave I²C ID.
I²C pass-through mode.
1: Pass-through enabled. Refer to I²C Pass-Through and
Multiple Device Addressing.
0: Pass-through disabled.
Reserved.
SCK clock edge select.
1: Parallel interface data is strobed on the rising clock
edge.
0: Parallel interface data is strobed on the falling clock
edge.
This field stores the 7-bit I²C address of the remote
Deserializer. If an I²C transaction (originating from the
Serializer side) is addressed to DES Alias, the
transaction will be remapped to this address before it is
passed across the Bidirectional Control Channel to the
remote Deserializer.
This field is automatically configured by the Bidirectional
Control Channel once RX LOCK has been detected.
Software may overwrite this value, but the Freeze Device
ID bit should also be asserted to prevent overwriting by
the Bidirectional Control Channel.
A value of 0 in this field disables I²C access to the
remote Deserializer. Refer to I²C Pass-Through and
Multiple Device Addressing.
Freeze Deserializer Device ID.
1: Prevents auto-loading of the Deserializer Device ID
from the back channel. The ID will be frozen at the value
written.
0: Allows auto-loading of the Deserializer Device ID from
the back channel.
16
Submit Documentation Feedback
Product Folder Links: DS90UA101-Q1
Copyright © 2013, Texas Instruments Incorporated