AM3517_14 Datasheet, PDF (125/223 Pages) Texas Instruments – ARM Microprocessors

AM3517, AM3505
www.ti.com
SPRS550E – OCTOBER 2009 – REVISED MARCH 2013
Table 6-10. GPMC/NAND Flash Interface Asynchronous Timing Internal Parameters^{(1) (2)}
NO.
GNFI1
GNFI2
GNFI3
GNFI4
GNFI5
GNFI6
GNFI7
GNFI8
PARAMETER
Maximum output data generation delay from internal functional clock
Maximum input data capture delay by internal functional clock
Maximum device select generation delay from internal functional clock
Maximum address latch enable generation delay from internal functional
clock
Maximum command latch enable generation delay from internal
functional clock
Maximum output enable generation delay from internal functional clock
Maximum write enable generation delay from internal functional clock
Maximum functional clock skew
1.8V, 3.3V
MIN
MAX
6.5
4
6.5
6.5
6.5
6.5
6.5
100
(1) Internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.
(2) Internal parameters are referred to the GPMC functional internal clock which is not provided externally.
UNIT
ns
ns
ns
ns
ns
ns
ns
ps
Table 6-11. GPMC/NAND Flash Interface Timing Requirements
NO.
PARAMETER
1.8V, 3.3V
UNIT
GNF12 ⁽¹⁾
t_acc(DAT)
Data maximum access time
MIN
MAX
J ⁽²⁾
GPMC_FCLK cycles
(1) The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC
functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the
active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.
(2) J = AccessTime * (TimeParaGranularity + 1)
NO.
GNF0
GNF1
GNF2
GNF3
GNF4
GNF5
GNF6
GNF7
GNF8
GNF9
GNF10
GNF13
GN F14
Table 6-12. GPMC/NAND Flash Interface Switching Characteristics
t_R(DO)
t_F(DO)
t_w(nWEV)
t_d(nCSV-nWEV)
t_w(CLEH-nWEV)
t_w(nWEV-DV)
t_w(nWEIV-DIV)
t_{w(nWEIV-CLEIV)}
t_{w(nWEIV-nCSIV)}
t_w(ALEH-nWEV)
t_{w(nWEIV-ALEIV)}
t_c(nWE)
t_d(nCSV-nOEV)
t_w(nOEV)
t_c(nOE)
PARAMETER
Rise time, output data
Fall time, output data
Pulse duration, gpmc_nwe
valid time
Delay time, gpmc_ncsx(13)
valid to gpmc_nwe valid
Delay time, gpmc_nbe0_cle
high to gpmc_nwe valid
Delay time, gpmc_d[15:0]
valid to gpmc_nwe valid
Delay time, gpmc_nwe invalid
to gpmc_d[15:0] invalid
Delay time, gpmc_nwe invalid
to gpmc_nbe0_cle invalid
Delay time, gpmc_nwe invalid
to gpmc_ncsx(13) invalid
Delay time, gpmc_nadv_ale
High to gpmc_nwe valid
Delay time, gpmc_nwe invalid
to gpmc_nadv_ale invalid
Cycle time, Write cycle time
Delay time, gpmc_ncsx(13)
valid to gpmc_noe valid
Pulse duration, gpmc_noe
valid time
Cycle time, Read cycle time
1.8V, 3.3V
MIN
MAX
2.0
2.0
A(1)
B(2) - 0.2
B(2) + 2.0
C(3) - 0.2
C(3) + 2.0
D(4) - 0.2
D(4) + 2.0
E(5) - 0.2
E(5) + 2.0
F(6) - 0.2
F(6) + 2.0
G(7) - 0.2
G(7) + 2.0
C(3) - 0.2
C(3) + 2.0
F(6) - 0.2
F(6) + 2.0
H(8)
I(9) - 0.2
I(9) + 2.0
K(10)
L(11)
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Copyright © 2009–2013, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics 125
Submit Documentation Feedback
Product Folder Links: AM3517 AM3505