English
Language : 

LM3S5D91-IQC80-A1 Datasheet, PDF (1232/1342 Pages) Texas Instruments – Stellaris LM3S5D91 Microcontroller
Signal Tables
NRND: Not recommended for new designs.
Table 23-8. Signals by Signal Name (continued)
Pin Name
PWM4
PWM5
PWM6
PWM7
RST
SSI0Clk
SSI0Fss
SSI0Rx
SSI0Tx
SSI1Clk
SSI1Fss
SSI1Rx
SSI1Tx
SWCLK
SWDIO
SWO
TCK
TDI
TDO
TMS
U0Rx
Pin Number Pin Mux / Pin
Assignment
A1
PE6 (1)
K1
PG0 (4)
M4
PA2 (4)
L6
PA6 (5)
J11
PF2 (2)
G3
PH6 (10)
B11
PE0 (1)
C9
PH0 (9)
B1
PE7 (1)
H3
PH7 (10)
K2
PG1 (4)
L4
PA3 (4)
M6
PA7 (5)
J12
PF3 (2)
A12
PE1 (1)
C8
PH1 (9)
L1
PC4 (4)
L5
PA4 (4)
L7
PG6 (4)
K3
PG4 (9)
M2
PC6 (4)
M5
PA5 (4)
C10
PG7 (4)
M7
PG5 (8)
H11
fixed
M4
PA2 (1)
L4
PA3 (1)
L5
PA4 (1)
M5
PA5 (1)
J11
PF2 (9)
B11
PE0 (2)
B10
PH4 (11)
J12
PF3 (9)
F10
PH5 (11)
A12
PE1 (2)
L9
PF4 (9)
G3
PH6 (11)
A4
PE2 (2)
H3
PH7 (11)
L8
PF5 (9)
B4
PE3 (2)
A9
PC0 (3)
B9
PC1 (3)
A10
PC3 (3)
A9
PC0 (3)
B8
PC2 (3)
A10
PC3 (3)
B9
PC1 (3)
L3
PA0 (1)
Pin Type
O
O
O
O
I
I/O
I/O
I
O
I/O
I/O
I
O
I
I/O
O
I
I
O
I
I
Buffer Typea Description
TTL
PWM 4. This signal is controlled by PWM Generator
2.
TTL
PWM 5. This signal is controlled by PWM Generator
2.
TTL
PWM 6. This signal is controlled by PWM Generator
3.
TTL
PWM 7. This signal is controlled by PWM Generator
3.
TTL
System reset input.
TTL
SSI module 0 clock
TTL
SSI module 0 frame signal
TTL
SSI module 0 receive
TTL
SSI module 0 transmit
TTL
SSI module 1 clock.
TTL
SSI module 1 frame signal.
TTL
SSI module 1 receive.
TTL
SSI module 1 transmit.
TTL
JTAG/SWD CLK.
TTL
JTAG TMS and SWDIO.
TTL
JTAG TDO and SWO.
TTL
JTAG/SWD CLK.
TTL
JTAG TDI.
TTL
JTAG TDO and SWO.
TTL
JTAG TMS and SWDIO.
TTL
UART module 0 receive. When in IrDA mode, this
signal has IrDA modulation.
1232
Texas Instruments-Production Data
October 05, 2012