MSP430G2333-Q1 Datasheet, PDF (12/62 Pages) Texas Instruments – Automotive Mixed-Signal Microcontroller

MSP430G2333-Q1
SLAS802A – OCTOBER 2013 – REVISED MARCH 2014
8.6 Memory Organization
www.ti.com
Memory
Main: interrupt vector
Main: code memory
Information memory
RAM
Peripherals
Table 8. Memory Organization
Size
Flash
Flash
Size
Flash
Size
16-bit
8-bit
8-bit SFR
MSP430G2333
4kB
0xFFFF to 0xFFC0
0xFFFF to 0xF000
256 Byte
010FFh to 01000h
256 Byte
0x02FF to 0x0200
01FFh to 0100h
0FFh to 010h
0Fh to 00h
8.7 Bootstrap Loader (BSL)
The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to
the MSP430 memory via the BSL is protected by user-defined password. For complete description of the
features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's
Guide (SLAU319).
BSL FUNCTION
Data transmit
Data receive
Table 9. BSL Function Pins
20-PIN PW PACKAGE
3 - P1.1
7 - P1.5
28-PIN PW PACKAGE
3 - P1.1
7 - P1.5
8.8 Flash Memory
The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can
perform single-byte and single-word writes to the flash memory. Features of the flash memory include:
• Flash memory has n segments of main memory and four segments of information memory (A to D) of
64 bytes each. Each segment in main memory is 512 bytes in size.
• Segments 0 to n may be erased in one step, or each segment may be individually erased.
• Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also
called information memory.
• Segment A contains calibration data. After reset segment A is protected against programming and erasing. It
can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is
required.
12
Submit Documentation Feedback
Copyright © 2013–2014, Texas Instruments Incorporated
Product Folder Links: MSP430G2333-Q1