DS90UA101-Q1 Datasheet, PDF (12/42 Pages) Texas Instruments – DS90UA101-Q1 Multi-Channel Digital Audio Link

DS90UA101-Q1
SNLS441A – JULY 2013 – REVISED SEPTEMBER 2013
Bidirectional Control Bus: DC Timing Specifications (SCL, SDA) - I²C Compliant⁽¹⁾
www.ti.com
Over recommended supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Recommended Input Timing Requirements
V_IH
V_IL
V_HY
V_OL
I_IN
t_R
t_F
t_SU;DAT
t_HD;DAT
t_SP
C_IN
Input High Level
Input Low Level
Input Hysteresis
Output Low Level
Input Current
SDA Rise Time-READ
SDA Fall Time-READ
SDA and SCL
SDA and SCL
SDA, I_OL=0.5mA
SDA or SCL, V_IN=V_DDIO OR GND
SDA, RPU = 10kΩ, Cb ≤
400pF(Figure 4)
(Figure 4)
(Figure 4)
SDA or SCL
(1) Specification is verified by design.
Min
0.7*V_DDIO
GND
0
-10
Typ
Max
Units
V_DDIO
V
0.3*V_DDIO
V
>50
mV
0.4
V
10
µA
430
ns
20
ns
560
ns
615
ns
50
ns
<5
pF
12
Submit Documentation Feedback
Product Folder Links: DS90UA101-Q1
Copyright © 2013, Texas Instruments Incorporated