English
Language : 

TMS320C6424 Datasheet, PDF (71/243 Pages) Texas Instruments – Fixed-Point Digital Signal Processor
www.ti.com
LPSC #
23
24
25
26
27
28
39
TMS320C6424
Fixed-Point Digital Signal Processor
SPRS347A – MARCH 2007 – REVISED APRIL 2007
Table 3-3. C6424 Default Module States (continued)
MODULE NAME
PWM0
PWM1
PWM2
GPIO
TIMER0
TIMER1
C64x+ CPU
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
SwRstDisable
Enable
DEFAULT MODULE STATE
[PSC Register MDSTATn.STATE]
3.4 Boot Sequence
The boot sequence is a process by which the device's memory is loaded with program and data sections,
and by which some of the device's internal registers are programmed with predetermined values. The boot
sequence is started automatically after each device-level global reset. For more details on device-level
global resets, see Section 6.5, Reset.
There are several methods by which the memory and register initialization can take place. Each of these
methods is referred to as a boot mode. The boot mode to be used is selected at reset. For more
information on the bootmode selections, see Section 3.4.1, Boot Modes.
The device is booted through multiple means—primary bootloaders within internal ROM or EMIFA, and
secondary user bootloaders from peripherals or external memories. Boot modes, pin configurations, and
register configurations required for booting the device, are described in the following subsections.
3.4.1 Boot Modes
The C6424 boot modes are determined by these device boot and configuration pins. For information on
how these pins are sampled at device reset, see Section 6.5.1.2, Latching Boot and Configuration Pins.
• BOOTMODE[3:0]
• PCIEN
• FASTBOOT
• PLLMS[2:0]
BOOTMODE[3:0] and PCIEN determine the type of boot (e.g., I2C Boot, EMIFA Boot, HPI Boot, or PCI
Boot, etc.). FASTBOOT determines if the PLL is enabled during boot to speed up the boot process.
PLLMS[2:0] is used by bootloader code to determine the PLL multiplier used during fastboot modes
(FASTBOOT = 1).
The C6424 boot modes are grouped into two categories—Non-Fastboot Modes and User-Select Multiplier
Fastboot Modes.
• Non-Fastboot Modes (FASTBOOT = 0): The device operates in default PLL bypass mode during
boot. The Non-Fastboot bootmodes available on the C6424 are shown in Table 3-4.
• User-Select Multiplier Fastboot Modes (FASTBOOT = 1): The bootloader code speeds up the
device during boot. The PLL multiplier is selected by the user via the PLLMS[2:0] pins. The
User-Select Multiplier Fastboot bootmodes available on the C6424 are shown in Table 3-5.
All other modes not shown in these tables are reserved and invalid settings.
Submit Documentation Feedback
Device Configurations
71