OMAP-L137 Datasheet, PDF (5/219 Pages) Texas Instruments – Low-Power Applications Processor

www.ti.com
OMAP-L137 Low-Power Applications Processor
SPRS563A – SEPTEMBER 2008 – REVISED OCTOBER 2008
1.4 Functional Block Diagram
Input
Clock(s)
JTAG Interface
System Control
PLL/Clock
Generator
w/OSC
General-
Purpose
Timer
General-
Purpose
Timer
(Watchdog)
Power/Sleep
Controller
RTC/
32-KHz
OSC
Pin
Multiplexing
ARM Subsystem
ARM926EJ-S CPU
With MMU
4 KB ETB
16 KB 16 KB
I-Cache D-Cache
8 KB RAM
(Vector Table)
64 KB ROM
DSP Subsystem
C674x™
DSP CPU
AET
32 KB 32 KB
L1 Pgm L1 RAM
256 KB L2 RAM
1024 KB L2 ROM
Switched Central Resource (SCR)
Peripherals
DMA
Audio Ports
Serial Interfaces
Display
Internal Memory
EDMA3
Control Timers
McASP
w/FIFO
(3)
I²C
SPI
(2)
(2)
Connectivity
UART
(3)
LCD
Ctlr
128 KB
RAM
External Memory Interfaces
ePWM
(3)
eCAP
(3)
eQEP
(2)
USB2.0 USB1.1
OTG Ctlr OHCI Ctlr
PHY
PHY
(10/100)
EMAC MDIO
(RMII)
HPI
MMC/SD
(8b)
EMIFA(8b/16B)
EMIFB
NAND/Flash SDRAM Only
16b SDRAM
(16b/32b)
Note: Not all peripherals are available at the same time due to multiplexing.
Submit Documentation Feedback
OMAP-L137 Low-Power Applications Processor
5