AM1806_101 Datasheet, PDF (5/243 Pages) Texas Instruments – ARM Microprocessor

AM1806
www.ti.com
1.4 Functional Block Diagram
SPRS658B – FEBRUARY 2010 – REVISED MAY 2010
Input
Clock(s)
System Control
PLL/Clock
Generator
w/OSC
General-
Purpose
Timer (x3)
RTC/
32-kHz
OSC
JTAG Interface
Power/Sleep
Controller
Pin
Multiplexing
ARM Subsystem
ARM926EJ-S CPU
With MMU
4KB ETB
16KB 16KB
I-Cache D-Cache
8KB RAM
(Vector Table)
64KB ROM
Switched Central Resource (SCR)
Peripherals
DMA Audio Ports
Serial Interfaces
Display
Video Parallel Port Internal Memory Customizable Interface
EDMA3
(x2)
McASP
McBSP
I²C
w/FIFO
(x2)
(x2)
SPI
UART
(x2)
(x3)
LCD
Ctlr
VPIF
uPP
128KB
RAM
PRU Subsystem
Control Timers
Connectivity
External Memory Interfaces
ePWM eCAP
(x2) (x3)
USB2.0
OTG Ctlr HPI
PHY
MMC/SD
(8b)
(x2)
EMIFA(8b/16B)
NAND/Flash
16b SDRAM
DDR2/MDDR
Controller
(1) Note: Not all peripherals are available at the same time due to multiplexing.
Figure 1-1. Functional Block Diagram
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM1806
AM1806 ARM Microprocessor
5