TL16C552A Datasheet, PDF (31/39 Pages) Texas Instruments – DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO

TL16C552A, TL16C552AM
DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT
WITH FIFO
SLLS189D – NOVEMBER 1994 – REVISED JANUARY 1999
PRINCIPLES OF OPERATION
modem status register (MSR) (continued)
D Bit 3: MSR3 is the delta data carrier detect (∆ DCD) bit. ∆ DCD indicates that the DCD input to the serial
channel has changed states since the last time it was read by the CPU.
D Bit 4: MSR4 is the clear-to-send (CTS) bit. CTS is the complement of the CTS input from the modem that
indicates to the serial channel that the modem is ready to receive data from SOUT. When the serial channel
is in the loop mode (MCR4 is set), MSR4 reflects the value of RTS in the MCR.
D Bit 5: MSR5 is the data set ready (DSR) bit. DSR is the complement of the DSR input from the modem to
the serial channel that indicates that the modem is ready to provide received data to the serial channel
receiver circuitry. When the channel is in loop mode (MCR4 is set), MSR5 reflects the value of DTR in the
MCR.
D Bit 6: MSR6 is the ring indicator (RI) bit. RI is the complement of the RI input. When the channel is in loop
mode (MCR4 is set), MSR6 reflects the value of OUT1 in the MCR.
D Bit 7: MSR7 is the data carrier detect (DCD) bit. Data carrier detect indicates the status of the data carrier
detect (DCD) input. When the channel is in loop mode (MCR4 is set), MSR7 reflects the value of OUT2 in
the MCR.
Reading the MSR register clears the delta modem status indicators but has no effect on the other status bits.
For LSR and MSR, the setting of status bits is inhibited during status register read operations. If a status
condition is generated during a read IOR operation, the status bit is not set until the trailing edge of the read.
When a status bit is set during a read operation and the same status condition occurs, that status bit is
cleared at the trailing edge of the read instead of being set again. In loop back mode, when modem status
interrupts are enabled, the CTS, DSR, RI and DCD input terminals are ignored; however, a modem status
interrupt can still be generated by writing to MCR3 – MCR0. Applications software should not write to the
MSR.
MSR BIT
MSR0
MSR1
MSR2
MSR3
MSR4
MSR5
MSR6
MSR7
Table 11. Modem Status Register Bits
MNEMONIC
∆CTS
∆DSR
TERI
∆DCD
CTS
DSR
RI
DCD
DESCRIPTION
Delta clear to send
Delta data set ready
Trailing edge of ring indicator
Delta data carrier detect
Clear to send
Data set ready
Ring indicator
Data carrier detect
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
31