MSP430F551X_1 Datasheet, PDF (13/115 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430F551x
MSP430F552x
www.ti.com
SLAS590D – OCTOBER 2009 – REVISED APRIL 2010
Table 2. TERMINAL FUNCTIONS (continued)
TERMINAL
NAME
PN
VCORE ⁽²⁾
20
P1.0/TA0CLK/ACLK
21
P1.1/TA0.0
22
P1.2/TA0.1
23
P1.3/TA0.2
24
P1.4/TA0.3
25
P1.5/TA0.4
26
P1.6/TA1CLK/CBOUT
27
P1.7/TA1.0
28
P2.0/TA1.1
29
P2.1/TA1.2
30
P2.2/TA2CLK/SMCLK
31
P2.3/TA2.0
32
P2.4/TA2.1
33
P2.5/TA2.2
34
P2.6/RTCCLK/DMAE0
35
P2.7/UCB0STE/UCA0CLK
36
P3.0/UCB0SIMO/UCB0SDA
37
P3.1/UCB0SOMI/UCB0SCL
38
P3.2/UCB0CLK/UCA0STE
39
P3.3/UCA0TXD/UCA0SIMO
40
NO.
I/O ⁽¹⁾
DESCRIPTION
RGC ZQE
17 J2
Regulated core power supply output (internal usage only, no external current
loading)
18
H2
I/O
General-purpose digital I/O with port interrupt
TA0 clock signal TA0CLK input ; ACLK output (divided by 1, 2, 4, or 8)
General-purpose digital I/O with port interrupt
19 H3 I/O TA0 CCR0 capture: CCI0A input, compare: Out0 output
BSL transmit output
General-purpose digital I/O with port interrupt
20 J3 I/O TA0 CCR1 capture: CCI1A input, compare: Out1 output
BSL receive input
21
G4
I/O
General-purpose digital I/O with port interrupt
TA0 CCR2 capture: CCI2A input, compare: Out2 output
22
H4
I/O
General-purpose digital I/O with port interrupt
TA0 CCR3 capture: CCI3A input compare: Out3 output
23
J4
I/O
General-purpose digital I/O with port interrupt
TA0 CCR4 capture: CCI4A input, compare: Out4 output
General-purpose digital I/O with port interrupt
24 G5 I/O TA1 clock signal TA1CLK input
Comparator_B output
25
H5
I/O
General-purpose digital I/O with port interrupt
TA1 CCR0 capture: CCI0A input, compare: Out0 output
26
J5
I/O
General-purpose digital I/O with port interrupt
TA1 CCR1 capture: CCI1A input, compare: Out1 output
27
G6
I/O
General-purpose digital I/O with port interrupt
TA1 CCR2 capture: CCI2A input, compare: Out2 output
28
J6
I/O
General-purpose digital I/O with port interrupt
TA2 clock signal TA2CLK input ; SMCLK output
29
H6
I/O
General-purpose digital I/O with port interrupt
TA2 CCR0 capture: CCI0A input, compare: Out0 output
30
J7
I/O
General-purpose digital I/O with port interrupt
TA2 CCR1 capture: CCI1A input, compare: Out1 output
31
J8
I/O
General-purpose digital I/O with port interrupt
TA2 CCR2 capture: CCI2A input, compare: Out2 output
General-purpose digital I/O with port interrupt
32 J9 I/O RTC clock output for calibration
DMA external trigger input
General-purpose digital I/O
33
H7
I/O
Slave transmit enable – USCI_B0 SPI mode
Clock signal input – USCI_A0 SPI slave mode
Clock signal output – USCI_A0 SPI master mode
General-purpose digital I/O
34 H8 I/O Slave in, master out – USCI_B0 SPI mode
I2C data – USCI_B0 I2C mode
General-purpose digital I/O
35 H9 I/O Slave out, master in – USCI_B0 SPI mode
I2C clock – USCI_B0 I2C mode
General-purpose digital I/O
36
G8
I/O
Clock signal input – USCI_B0 SPI slave mode
Clock signal output – USCI_B0 SPI master mode
Slave transmit enable – USCI_A0 SPI mode
General-purpose digital I/O
37 G9 I/O Transmit data – USCI_A0 UART mode
Slave in, master out – USCI_A0 SPI mode
(2) VCORE is for internal usage only. No external current loading is possible. VCORE should only be connected to the recommended
capacitor value, C_VCORE.
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
13