English
Language : 

CD74HC4046A Datasheet, PDF (12/28 Pages) Texas Instruments – High-Speed CMOS Logic Phase-Locked Loop with VCO
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
Switching Specifications CL = 50pF, Input tr, tf = 6ns (Continued)
PARAMETER
Offset Frequency
DEMODULATOR SECTION
VOUT VS fIN
TEST
SYMBOL CONDITIONS VCC (V) MIN
R2 = 220kΩ
4.5
-
C1 = 1nF
R1 =
R2
100kΩ
=∞
4.5
-
C1 = 100pF
RS = 10kΩ
R3 = 100kΩ
C2 = 100pF
25oC
TYP MAX
400 -
330 -
-40oC TO
85oC
MIN MAX
-
-
-
-
Test Circuits and Waveforms
-55oC TO
125oC
MIN MAX
-
-
UNITS
kHz
-
- mV/kHz
SIGIN COMPIN
INPUTS
VS
tPHL
PCPOUT PC1OUT
PC3OUT OUTPUTS
VS
tTLH
tPHL
tTLH
FIGURE 8. INPUT TO OUTPUT PROPAGATION DELAYS AND
OUTPUT TRANSITION TIMES
SIGIN
INPUTS
VS
COMPIN
INPUTS
tPZH
PC2OUT
OUTPUT
VS
tPZH
90%
VS
tPZL
tPZL
10%
FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR
PC2OUT
Typical Performance Curves
II
∆VI
SELF-BIAS OPERATING POINT
VI
FIGURE 10. TYPICAL INPUT RESISTANCE CURVE AT SIGIN,
COMPIN
12