TMS320DM6467CCUT7 Datasheet, PDF (1/355 Pages) Texas Instruments – Digital Media System-on-Chip

TMS320DM6467
www.ti.com
SPRS403H – DECEMBER 2007 – REVISED JUNE 2012
TMS320DM6467
Digital Media System-on-Chip
Check for Samples: TMS320DM6467
1 Digital Media System-on-Chip (DMSoC)
1.1 Features
12
• High-Performance Digital Media SoC
• C64x+ L1/L2 Memory Architecture
– 594-, 729-MHz C64x+™ Clock Rate
– 32K-Byte L1P Program RAM/Cache (Direct
– 297-, 364.5-MHz ARM926EJ-S™ Clock Rate
Mapped)
– Eight 32-Bit C64x+ Instructions/Cycle
– 4752, 5832 C64x+ MIPS
– Fully Software-Compatible With
C64x/ARM9™
– Supports SmartReflex™ [-594 only]
• Class 0
• 1.05-V and 1.2-V Adaptive Core Voltage
– Extended Temp Available [-594 only]
– Industrial Temp Available [-729 only]
• Advanced Very-Long-Instruction-Word (VLIW)
TMS320C64x+™ DSP Core
– Eight Highly Independent Functional Units
• Six ALUs (32-/40-Bit), Each Supports
Single 32-Bit, Dual 16-Bit, or Quad 8-Bit
Arithmetic per Clock Cycle
• Two Multipliers Support Four 16 x 16-Bit
Multiplies (32-Bit Results) per Clock
– 32K-Byte L1D Data RAM/Cache (2-Way Set-
Associative)
– 128K-Byte L2 Unified Mapped RAM/Cache
(Flexible RAM/Cache Allocation)
• ARM926EJ-S Core
– Support for 32-Bit and 16-Bit (Thumb®
Mode) Instruction Sets
– DSP Instruction Extensions and Single Cycle
MAC
– ARM® Jazelle® Technology
– EmbeddedICE-RT™ Logic for Real-Time
Debug
• ARM9 Memory Architecture
– 16K-Byte Instruction Cache
– 8K-Byte Data Cache
– 32K-Byte RAM
– 8K-Byte ROM
Cycle or Eight 8 x 8-Bit Multiplies (16-Bit
• Embedded Trace Buffer™ (ETB11™) With 4KB
Results) per Clock Cycle
Memory for ARM9 Debug
– Load-Store Architecture With Non-Aligned
• Endianness: Little Endian for ARM and DSP
Support
• Dual Programmable High-Definition Video
– 64 32-Bit General-Purpose Registers
Image Co-Processor (HDVICP) Engines
– Instruction Packing Reduces Code Size
– Supports a Range of Encode, Decode, and
– All Instructions Conditional
Transcode Operations
– Additional C64x+™ Enhancements
• H.264, MPEG2, VC1, MPEG4 SP/ASP
• Protected Mode Operation
• 99-/108-MHz Video Port Interface (VPIF)
• Exceptions Support for Error Detection
and Program Redirection
• Hardware Support for Modulo Loop
Operation
• C64x+ Instruction Set Features
– Byte-Addressable (8-/16-/32-/64-Bit Data)
– 8-Bit Overflow Protection
– Bit-Field Extract, Set, Clear
– Normalization, Saturation, Bit-Counting
– Compact 16-Bit Instructions
– Additional Instructions to Support Complex
Multiplies
– Two 8-Bit SD (BT.656), Single 16-Bit HD
(BT.1120), or Single Raw (8-/10-/12-Bit) Video
Capture Channels
– Two 8-Bit SD (BT.656) or Single 16-Bit HD
(BT.1120) Video Display Channels
• Video Data Conversion Engine (VDCE)
– Horizontal and Vertical Downscaling
– Chroma Conversion (4:2:2↔4:2:0)
• Two Transport Stream Interface (TSIF) Modules
(One Parallel/Serial and One Serial Only)
– TSIF for MPEG Transport Stream
– Simultaneous Synchronous or
Asynchronous Input/Output Streams
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date. Products conform to
specifications per the terms of the Texas Instruments standard warranty. Production
processing does not necessarily include testing of all parameters.
Copyright © 2007–2012, Texas Instruments Incorporated