71M6531D Datasheet, PDF (100/115 Pages) Teridian Semiconductor Corporation – Energy Meter IC

Data Sheet 71M6531D/F-71M6532D/F
FDS 6531/6532 005
5.4.13 Temperature Sensor
Table 76 shows the performance for the temperature sensor. The LSB values do not include the 8-bit left
shift at CE input.
Table 76: Temperature Sensor Performance Specifications
Parameter
Condition
Min Typ Max Unit
Nominal relationship: N(T) = S_n*(T-T_n) + N_n, T_n = 25ºC
Nominal Sensi-
tivity (S_n)⁴
[M40MHZ, M26MH] =
[00], [10], or [11]
S_n
=
−0.00109 ⋅ 

L
3
³


[M40MHZ, M26MHZ] =
[01]
FIR_LEN=0
FIR_LEN=1
FIR_LEN=2
FIR_LEN=0
FIR_LEN=1
FIR_LEN=2
(L=138)
(L=288)
(L=384)
(L=186)
(L=384)
(L=588)
-106
-964
-2286
-260
-2286
-8207
LSB/ºC
NominalOffset
(N_n) ⁴
[M40MHZ, M26MHZ] =
[00], [10], or [11]
N_n
=
0.508 ⋅ 

L
3
³

[M40MHZ, M26MHZ] =
[01]
FIR_LEN=0
FIR_LEN=1
FIR_LEN=2
FIR_LEN=0
FIR_LEN=1
FIR_LEN=2
(L=138)
(L=288)
(L=384)
(L=186)
(L=384)
(L=588)
49447
449446
1065353
121071
1065353
3825004
LSB
Temperature Error ¹
ERR
=
T
−
(N (T ) −


S_n
N_n
)


T_n = 25°C,
T = -40ºC to +85ºC
-10
10
ºC
N_n is measured at T_n during meter calibration and is stored in MPU or CE for use in temperature calcula-
tions.
5.4.14 VREF
Table 77 shows the performance specifications for VREF. Unless otherwise specified, VREF_DIS = 0.
Table 77: VREF Performance Specifications
Parameter
VREF output voltage, VREF(22)
VREF chop step
VREF power supply sensitivity
ΔVREF / ΔV3P3A
VREF input impedance
VREF output impedance
VNOM definition^a
Condition
Ta = 22ºC
V3P3A = 3.0 to 3.6 V
Min
1.193
-1.5
Typ
1.195
Max
1.197
40
1.5
VREF_DIS = 1,
VREF = 1.3 to 1.7 V
100
CAL =1,
ILOAD = 10 µA, -10 µA
2.5
VNOM (T ) = VREF(22) + (T − 22)TC1⋅10^−6 + (T − 22)²TC2 ⋅10^−6
Unit
V
mV
mV/V
kΩ
kΩ
V
VNOM temperature coefficients:
TC1
TC2
VREF(T) deviation from VNOM(T)
VREF(T ) − VNOM (T )
10 ⁶
VNOM (T )
max(T − 22 ,40)
3.18·(52.46-TRIMT)
-0.444
-40
+40
VREF aging
±25
a _{This relationship describes the nominal behavior of VREF at different temperatures.}
µV/ºC
µV/°C²
PPM/ºC
PPM/
year
100
© 2005-2009 TERIDIAN Semiconductor Corporation
v1.2