English
Language : 

SM59D03G2 Datasheet, PDF (16/67 Pages) SyncMOS Technologies,Inc – 8-Bits Micro-controller
SM59D03G2
8-Bits Micro-controller
8KB+ ISP Flash & 1KB RAM embedded
Fig. 3-2 : RAM architecture
3.2.1 Data Memory - Lower 128 byte ($00h to $7Fh)
Data Memory 00h to FFh is the same as defined in 8052. The address 00h to 7Fh can be accessed
by both direct and indirect addressing modes. Address 00h to 1Fh is register area. Address 20h to
2Fh is memory bit area, and address 30h to 7Fh is for general memory area.
3.2.2 Data Memory - Higher 128 byte ($80h to $FFh)
The address 80h to FFh can only be accessed by indirect addressing mode. It is data area.
3.2.3 Data Memory - Expanded 768 bytes ($0000h to $02FFh)
Address 0000h to 02FFh is the on-chip expanded RAM area, totally 768 bytes. This area can be
accessed by external direct addressing mode with instruction MOVX.
If the address of instruction MOVX @DPTR is larger than 02FFh, then the SM59D03G2 will
generate the external memory control signal automatically. The bit 1 (OME) of SFR BFh (SCONF)
can enable or disable this expanded 768 byte RAM. The default setting of OME bit is 0 (disable).
Specifications subject to change without notice contact your sales representatives for the most recent information.
ISSFD-M030
16
Ver.C SM59D03G2 07/2009