TS5070 Datasheet, PDF (6/32 Pages) STMicroelectronics – PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION

TS5070 - TS5071
INTERFACE, CONTROL, RESET
Name
Pin
Type
TS5070 TS5071
FN
N
Function
Description
IL5
I/O
23
IL4
I/O
24
IL3
I/O
6
IL2
I/O
7
IL1
I/O
25
IL0
I/O
26
–
Interface
16 Latches
4
5
17
18
IL5 through IL0 are available on the TS5070,
IL4 through IL0 are available on the TS5071.
Each interface Latch I/O pin may be individually
programmed as an input or an output determined by the
state of the corresponding bit in the Latch Direction
Register (LDR) . For pins configured as inputs, the logic
state sensed on each input is latched into the interface
Latch Register (ILR) whenever control data is written to
COMBO IIG, while CS is low, and the information is
shifted out on the CO (or CI/O) pin. When configured as
outputs, control data written into the ILR appears at the
corresponding IL pins.
CCLK
I
13
9
Control Clock This clock shifts serial control information into or out of CI
or CO (or CI/O) when the CS input is low depending on
the current instruction. CCLK may be asynchronous with
the other system clocks.
CI/O I/O
–
8
Control Data This is Control Data I/O pin wich is provided on the
Input/output
TS5071. Serial control information is shifted into or out of
COMBO IIG on this pin when CS is low. The direction of
the data is determined by the current instruction as defined
in Table 1.
CI
I
12
CO
O
11
–
Control Data These are separate controls, availables only on the
Input
TS5070. They can be wired together if required.
–
Control Data
Output
CS
I
14
10 Chip Select
When this pins is low, control information can be written to
or read from the COMBO IIG via the CI and CO pins (or
CI/O).
MR
I
15
11 Master Reset This logic input must be pulled low for normal operation of
COMBO IIG. When pulled momentarily high, all
programmable registers in the device are reset to the
states specified under ”Power–on Initialization”.
FUNCTIONAL DESCRIPTION
POWER-ON INITIALIZATION
When power is first applied, power-on reset cir-
cuitry initializes COMBO IIG and puts it into the
power-down state. The gain control registers for
the transmit and receive gain sections are pro-
grammed for no output, the hybrid balance circuit
is turned off, the power amp is disabled and the
device is in the non-delayed timing mode. The
Latch Direction Register (LDR) is pre-set with all
IL pins programmed as inputs, placing the SLIC
interface pins in a high impedance state. The
6/32
CI/O pin is set as an input ready for the first con-
trol byte of the initialization sequence. Other initial
states in the Control Register are indicated in Ta-
ble 2.
A reset to these same initial conditions may also be
forced by driving the MR pin momentarilyhigh. This
may be done either when powered-up or down. For
normal operation this pin must be pulled low. If not
used, MR should be hard-wired to ground.
The desired modes for all programmable functions
may be initialized via the control port prior to a
Power-up command.