English
Language : 

CP2110 Datasheet, PDF (14/26 Pages) Silicon Laboratories – SINGLE-CHIP HID USB TO UART BRIDGE
CP2110
5. QFN-28 Package Specifications
Figure 6. QFN-28 Package Drawing
Table 10. QFN-28 Package Dimensions
Dimension Min
Typ
Max
Dimension Min
Typ
Max
A
0.80
0.90
1.00
A1
0.00
0.02
0.05
A3
0.25 REF
b
0.18
0.23
0.30
D
5.00 BSC.
D2
2.90
3.15
3.35
e
0.50 BSC.
E
5.00 BSC.
E2
2.90
3.15
3.35
L
0.35
0.55
0.65
L1
0.00
—
0.15
aaa
0.15
bbb
0.10
ddd
0.05
eee
0.08
Z
0.44
Y
0.18
Notes:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom
features D2, E2, L, Z, and Y which are toleranced per supplier designation.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body
Components.
14
Rev. 1.2