LC89052T Datasheet, PDF (9/42 Pages) Sanyo Semicon Device – Digital Audio Interface Receiver

LC89052T
8. Function Description
_____
8.1 System Reset (PD)
_____
• The system operates normally when PD pin is set to high level after a supply voltage is rises to 2.7V or higher. When
_____
you set the PD pin to low again after power is applied, the system is reset.
_____
• When power is on, resetting must be done with the PD pin set to low.
• If a crystal oscillator is used, you must wait to start normal operation for at least 10ms until the oscillation gets stable
_____
after the PD pin goes from low to high.
VDD
2.7V
t
2.0V
PD
t > 200µ
System reset
System operation
_____
Figure 8.1 PD Pin Levels at Power On
8.2 Low-Power Modes
_____
• The LC89052T supports two low-power modes: the mode in which whole circuit is controlled with the PD pin and the
mode in which only special functions are controlled by the PDOWN[1:0].
_____
• The low-power mode controlled by the PD applies to the entire circuit of the LC89052T. All clocks are stopped and
the registers are initialized.
• The pins that are available with the low-power settings except for the oscillation amplifier are only the XIN pin and
XOUT pin. These can be used to provide the master clock for the DSP and other circuits.
• The pins that are available with the PDOWN[1:0] low-power mode settings except those for the oscillator amplifier
and its divider circuit are only the CKOUT, BCK, LRCK, DATAO, SDIN, XIN and XOUT pins. This mode can be
used to minimize power consumption during analog data processing.
• When the oscillator amplifier is stopped by the AMPOPR in a low-power mode setup with PDOWN[1:0] or when this
circuit is already stopped, it is impossible for the LC89052T to provide a clock output. Thus the AMPOPR takes
precedence. Note that the PLLOPR setting is invalid and the PLL circuit is stopped.
• When the low-power mode is set with PDOWN[1:0], it is possible to write to the microcontroller registers. However,
all the sub-code Q and channel status that are read are fixed at a low level.
No.7457-9/42