BU9414FV Datasheet, PDF (48/61 Pages) Rohm – 32bit Audio DSP

BU9414FV
Technical Note
8. Command sent after releasing reset
Please send the following command after releasing reset including power supply on.
0. Power supply turning on
↓
○ Please input the clock from the outside. When the clock is not input, reset can't normally be done.
↓
1. Reset release (RESETB="H")
↓
2. &hA0[7:0] = C2h ：Set PLLA.
↓
3. &hF3[5:0] = 08h ：Set the dividing frequency ratio of MCLK. Please do as follows to set a value by fs of
MCLK.
（MCLK:512fs=08h、256fs=04h、128fs=02h）
↓
4. &hF5[3:0] = 01h：Set the dividing frequency ratio of PLL.
↓
5. &hF6[7:0] = 00h：Set the phase adjust command of PLL.
↓
6. &hF1[4] = 0：Enable analog input.
↓
7. &h08[5:4] = 1h ：Select system clock is PLL.
↓
8. &hA7[7:0] = F4h：Synchronous detection condition setting 1 for PLLA is initialized.
↓
9. &hA8[7:0] = 33h：Synchronous detection condition setting 2 for PLLA is initialized.
↓
10. &hA9[3:0] = 3h：Synchronous detection condition setting 3 for PLLA is initialized.
↓
11. &hA9[5:4] = 2h or 1h or 0h ：Set MCLK.
(Set in “2h”While MCLK is 512fs, set in “1h”While MCLK is 256fs, set in “0h”While MCLK is 128fs.)
↓
○ It is about 10ms wait until PLL is steady.
↓
12. &hAA[7:0] = 80h ：A data taking-in position is adjusted.
↓
13. Read back &hAA[7] address data and check read result is 0.
↓
○ It is about 5ms wait until RAM all address clear.
↓
14.&h01 = 00h : Set ram clear off.
↓
15. Other register setting
&h26[7:0] = **h ：Release the mute of the Main output volume（30h=0dB）.
&h2C[7:0] = **h ：Release the mute of the Sub output volume（30h=0dB）.
www.rohm.com
© 2012 ROHM Co., Ltd. All rights reserved.
48/57
2012.03 - Rev.A