|
M16C62A Datasheet, PDF (55/242 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER | |||
|
◁ |
Precautions for Interrupts
Mitsubishi microcomputers
M16C / 62A Group (80-pin)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Precautions for Interrupts
(1) Reading address 0000016
⢠When maskable interrupt is occurred, CPU reads the interrupt information (the interrupt number and
interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 0000016 will then be set to â0â.
Even if the address 0000016 is read out by software, â0â is set to the enabled highest priority interrupt
source request bit. Therefore interrupt can be canceled and unexpected interrupt can occur.
Do not read address 0000016 by software.
(2) Setting the stack pointer
⢠The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt
before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in
_______
the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack point
at the beginning of a program. Concerning the first instruction immediately after reset, generating any
_______
interrupts including the NMI interrupt is prohibited.
_______
(3) The NMI interrupt
_______
_______
⢠The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused.
Be sure to work on it.
_______
⢠The NMI pin also serves as P85, which is exclusively input. Reading the contents of the P8 register
allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time
_______
when the NMI interrupt is input.
_______
⢠Do not reset the CPU with the input to the NMI pin being in the âLâ state.
_______
⢠Do not attempt to go into stop mode with the input to the NMI pin being in the âLâ state. With the input to
_______
the NMI being in the âLâ state, the CM10 is fixed to â0â, so attempting to go into stop mode is turned
down.
_______
⢠Do not attempt to go into wait mode with the input to the NMI pin being in the âLâ state. With the input to
_______
the NMI pin being in the âLâ state, the CPU stops but the oscillation does not stop, so no power is saved.
In this instance, the CPU is returned to the normal state by a later interrupt.
_______
⢠Signals input to the NMI pin require an âLâ level of 1 clock or more, from the operation clock of the CPU.
(4) External interrupt
________
⢠Either an âLâ level or an âHâ level of at least 250 ns width is necessary for the signal input to pins INT0 to
_______
INT2 regardless of the CPU operation clock.
________
_______
⢠When the polarity of the INT0 to INT2 pins is changed, the interrupt request bit is sometimes set to â1â.
After changing the polarity, set the interrupt request bit to â0â. Figure 1.10.13 shows the procedure for
______
changing the INT interrupt generate factor.
54
|
▷ |