HYS72T32000HR Datasheet, PDF (25/67 Pages) Qimonda AG – 240-Pin Registered DDR2 SDRAM Modules

Internet Data Sheet
HYS72T[32/64]0xxHR–[2.5/3/3S/3.7/5]–A
Registered DDR2 SDRAM Modules
19) t_QHS accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_HP at the input is
transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next
transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation
of the output drivers.
20) t_QH = t_HP – t_QHS, where: t_HP is the minimum of the absolute half period of the actual input clock; and t_QHS is the specification value under
the max column. {The less half-pulse width distortion present, the larger the t_QH value is; and the larger the valid data eye will be.}
Examples: 1) If the system provides t_HP of 1315 ps into a DDR2–667 SDRAM, the DRAM provides t_QH of 975 ps minimum. 2) If the system
provides t_HP of 1420 ps into a DDR2–667 SDRAM, the DRAM provides t_QH of 1080 ps minimum.
21) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing.
The spec values are not affected by the amount of clock jitter applied (i.e. t_JIT.PER, t_JIT.CC, etc.), as these are relative to the clock signal
crossing. That is, these parameters should be met whether clock jitter is present or not.
22) Input waveform timing is referenced from the input signal crossing at the V_IH.AC level for a rising signal and V_IL.AC for a falling signal applied
to the device under test. See Figure 3.
23) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to
its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. t_JIT.PER, t_JIT.CC,
etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should
be met whether clock jitter is present or not.
24) Input waveform timing is referenced from the input signal crossing at the V_IL.DC level for a rising signal and V_IH.DC for a falling signal applied
to the device under test. See Figure 3.
25) t_RPST end point and t_RPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving
(t_RPST), or begins driving (t_RPRE). Figure 1 shows a method to calculate these points when the device is no longer driving (t_RPST), or begins
driving (t_RPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the
calculation is consistent.
26) When the device is operated with input clock jitter, this parameter needs to be derated by the actual t_JIT.PER of the input clock. (output
deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has t_JIT.PER.MIN = – 72 ps
and t_JIT.PER.MAX = + 93 ps, then t_{RPRE.MIN(DERATED)} = t_RPRE.MIN + t_JIT.PER.MIN = 0.9 x t_CK.AVG – 72 ps = + 2178 ps and t_{RPRE.MAX(DERATED)} = t_RPRE.MAX
+ t_JIT.PER.MAX = 1.1 x t_CK.AVG + 93 ps = + 2843 ps. (Caution on the MIN/MAX usage!).
27) When the device is operated with input clock jitter, this parameter needs to be derated by the actual t_JIT.DUTY of the input clock. (output
deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has t_JIT.DUTY.MIN = – 72 ps
and t_JIT.DUTY.MAX = + 93 ps, then t_{RPST.MIN(DERATED)} = t_RPST.MIN + t_JIT.DUTY.MIN = 0.4 x t_CK.AVG – 72 ps = + 928 ps and t_{RPST.MAX(DERATED)} = t_RPST.MAX
+ t_JIT.DUTY.MAX = 0.6 x t_CK.AVG + 93 ps = + 1592 ps. (Caution on the MIN/MAX usage!).
28) For these parameters, the DDR2 SDRAM device is characterized and verified to support t_nPARAM = RU{t_PARAM / t_CK.AVG}, which is in clock
cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support t_nRP = RU{t_RP / t_CK.AVG}, which is in
clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which t_RP = 15 ns, the device will support
t_nRP = RU{t_RP / t_CK.AVG} = 5, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at
Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter.
29) DAL = WR + RU{t_RP(ns) / t_CK(ns)}, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_RP, if the result
of the division is not already an integer, round up to the next highest integer. t_CK refers to the application clock period. Example: For
DDR2–533 at t_CK = 3.75 ns with t_WR programmed to 4 clocks. t_DAL = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
30) t_DAL.nCK = WR [nCK] + t_nRP.nCK = WR + RU{t_RP [ps] / t_CK.AVG[ps] }, where WR is the value programmed in the EMR.
31) t_WTR is at lease two clocks (2 x t_CK) independent of operation frequency.
32) t_CKE.MIN of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the
entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during
the time period of t_IS + 2 x t_CK + t_IH.
33) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when
the ODT resistance is fully on. Both are measured from t_AOND.
34) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance.
Both are measured from t_AOFD.
35) When the device is operated with input clock jitter, this parameter needs to be derated by {–t_JIT.DUTY.MAX – t_{ERR(6-10PER).MAX}} and {–t_JIT.DUTY.MIN
– t_{ERR(6-10PER).MIN} } of the actual input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter
into a DDR2–667 SDRAM has t_{ERR(6-10PER).MIN} = – 272 ps, t_{ERR(6- 10PER).MAX} = + 293 ps, t_JIT.DUTY.MIN = – 106 ps and t_JIT.DUTY.MAX = + 94 ps,
then t_{AOF.MIN(DERATED)} = t_AOF.MIN + {– t_JIT.DUTY.MAX – t_{ERR(6-10PER).MAX}} = – 450 ps + {– 94 ps – 293 ps} = – 837 ps and t_{AOF.MAX(DERATED)} = t_AOF.MAX
+ {– t_JIT.DUTY.MIN – t_{ERR(6-10PER).MIN}} = 1050 ps + {106 ps + 272 ps} = + 1428 ps. (Caution on the MIN/MAX usage!)
Rev. 1.21, 2007-03
25
09152006-J5FK-C565