PM73122 Datasheet, PDF (449/489 Pages) PMC-Sierra, Inc – 32 LINK CES/DBCES AAL1 SAR PROCESSOR

RELEASED
DATASHEET
PMC-1981419
15.6.2.1
ISSUE 7
Receive Side Timing.
PM73122 AAL1GATOR-32
32 LINK CES/DBCES AAL1 SAR PROCESSOR
In H-MVIP mode there is a 16 MHz (C16B) clock that is used to clock in data and
a 4 MHz clock (C4B) which is used to clock in the frame pulse. The falling edge
of C4B is used to clock in F0B. This falling edge also coincides with the start of
reception of the first data bit of the frame. C16B is used by the internal clock
mux logic to generate a 2.048 MHz TLI_CLK signal for each internal local link.
Data is captured on the second rising edge of C16B that occurs for each data bit.
CAS signaling can be transported by passing it during the last nibble of each
time slot.
Figure 125 shows the timing around F0B pulse and the lower two local links
within a group of four. Figure 125 shows an expanded view, including all four
local links within each group of four. All signals prefixed with “RLI_” are internal
signals and are not visible.
Figure 125 Receive H-MVIP Timing, Close-Up View
RLI_CLK(i)
C4B
C16B
F0B
RL_DATA(i)
RL_SIG(i)
RLI_FSYNC0(o)
RLI_MSYNC0(o)
RLI_DATA0(o)
RLI_SIG0(o)
RLI_DATA1(o)
RLI_SIG0(o)1
TimeSlot 127, Line 0
TimeSlot 0, Line 0
1 2 3 4 5 6 7 81 23 4 5 6
78 1 2 3 4 5 6 7
A B CD
AB CD
A BC
TimeSlot 31, Internal Link 0
TimeS
4
5
6
7
8
1
2
A
B
C
D
TimeSlot 31, Internal Link 1
2
3
4
5
6
7
8
A
B
C
D
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
424