PM73122 Datasheet, PDF (311/489 Pages) PMC-Sierra, Inc – 32 LINK CES/DBCES AAL1 SAR PROCESSOR

RELEASED
DATASHEET
PMC-1981419
ISSUE 7
PM73122 AAL1GATOR-32
32 LINK CES/DBCES AAL1 SAR PROCESSOR
Register 0x8030AH: SBI Extract Bus Alarm Status Register Low
(EXT_ALRM_STAT_REGL)
Bit
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Function
Default
SBI_ALRM_STAT [15]
0
SBI_ALRM_STAT[14]
0
SBI_ALRM_STAT[13]
0
SBI_ALRM_STAT [12]
0
SBI_ALRM_STAT [11]
0
SBI_ALRM_STAT [10]
0
SBI_ALRM_STAT [9]
0
SBI_ALRM_STAT [8]
0
SBI_ALRM_STAT [7]
0
SBI_ALRM_STAT [6]
0
SBI_ALRM_STAT [5]
0
SBI_ALRM_STAT [4]
0
SBI_ALRM_STAT [3]
0
SBI_ALRM_STAT [2]
0
SBI_ALRM_STAT [1]
0
SBI_ALRM_STAT [0]
0
SBI_ALRM_STATn
SBI_ALRM_STATn indicates the current state of the Extract SBI ALARM
signal on the SBI tributary mapped to this link. If this bit is set the ALARM
signal is active. If not set then the ALARM signal is not active. The
SBI_ALRM_INTn bit will be set in the SBI_ALRM_INTL register whenever this
bit changes.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
286