English
Language : 

MN101EFC3 Datasheet, PDF (9/46 Pages) Panasonic Semiconductor – 8-bit Single-chip Microcontroller
MN101EFC3/D3 Series
8-bit Single-chip Microcontroller
PubNo. 216C3-014E
- Transition from warning error condition (error counter indicates 96 or more) to warning
error condition released (error counter indicates less than 96) or back transition
- Transmission completion
- Transmission/reception error (Ack/Form/Stuff/Bit1/Bit0/CRC errors)
- Serial Interface: 4 systems
Serial 0 (Hardware LIN / Full duplex UART / Synchronous serial interface)
Synchronous serial interface
- Transfer clock source
fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer
- Continuous transmission, continuous reception, continuous transmission and reception are
available.
Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)
- Parity check, overrun error/framing error are detected
- Transfer bits 7 to 8 are selectable
- Hardware LIN
Synch Break generation, Wake-up detection, Synch Break detection, Synch Field measurement
are available
Serial 1 (Full duplex UART / Synchronous serial interface)
Synchronous serial interface
- Transfer clock source
fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer
- Continuous transmission, continuous reception, continuous transmission and reception are
available.
Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)
- Parity check, overrun error/framing error are detected
- Transfer bits 7 to 8 are selectable
serial 2 (Full duplex UART / Synchronous serial interface)
Synchronous serial interface
- Transfer clock source
fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer
- Continuous transmission, continuous reception, continuous transmission and reception are
available.
Publication date: November 2015