AND8090 Datasheet, PDF (13/20 Pages) ON Semiconductor – AC Characteristics of ECL Devices

AND8090/D
Negative Setup and Positive Hold Example – The
MC100E445 4−Bit Serial/Parallel Converter data sheet
specifies the following:
• The minimum setup time of negative 200 ps indicates
that the left edge of the timing window is 200 ps after
the active rising clock edge.
• The minimum hold time of positive 300 ps specifies
that the right edge of the timing window is 300 ps after
the active rising clock edge.
The setup time requirement and the hold time requirement
were both met in the example shown in Figure 33, therefore
the LOW−to−HIGH output transition occurs after the CLK
rising edge propagation delay of 1800 ps. Note that the input
cannot change within the timing window of 100 ps. Only
one of the differential clocks and differential inputs is shown
in Figure 33.
Positive Setup and Negative Hold Example – The
MC100E136 6−Bit Universal Up/Down Counter data sheet
specifies the following:
• The minimum setup time of positive 400 ps indicates
that the left edge of the timing window is 400 ps before
the active rising clock edge.
• The minimum hold time of negative 250 ps specifies
that the right edge of the timing window is 250 ps
before the active rising clock edge.
The setup time requirement and the hold time requirement
were both met in the example shown in Figure 34, therefore
the LOW−to−HIGH output transition occurs after the CLK
rising edge propagation delay of 1150 ps. Note that the input
cannot change within the timing window of 150 ps.
50%
CLK
INPUT
t_(ps)
50% 50%
−200
t_s(min)
+300
t_h(min)
50%
OUTPUT
t_PLH
1800 ps
Figure 33. Negative Setup and Positive Hold Example
50%
CLK
50% 50%
INPUT
t_(ps)
+400
t_s(min)
−250
t_h(min)
50%
OUTPUT
t_PLH
1150 ps
Figure 34. Positive Setup and Negative Hold Example
http://onsemi.com
13