English
Language : 

TDA8295 Datasheet, PDF (9/77 Pages) NXP Semiconductors – Digital global standard low IF demodulator for analog TV and FM radio
NXP Semiconductors
TDA8295
Digital global standard low IF demodulator for analog TV and FM radio
Table 4. Pin description …continued
Symbol
Pin Type[1][2]
Boundary scan
TMS
24 I
TRST_N
30 I
TCK
TDI
TDO
27 I
23 I
22 O
ADC
IF_POS
IF_NEG
DAC
V_IOUTP
V_IOUTN
S_IOUTP
S_IOUTN
RSET
1
AI
2
AI
14 AO
13 AO
17 AO
16 AO
11 I
Supplies and grounds
VDDA(DAC1)(3V3)
15
VDDA(DAC2)(3V3)
18
VSSA(DAC)
12
VDDA(ADC)(3V3)
3
VDDD(ADC)(3V3)
39
VSSA(ADC)
40
VDDD1(1V2)
4
VSSD1
5
VDDA(PLL)(1V2)
7
VSSA(PLL)
10
VDDD2(1V2)
25
VSSD2
26
VDDDR(3V3)
34
VSSDR
35
Other pins
i.c.
36
i.c.
38
i.c.
6
PS
PS
GND
PS
PS
GND
PS
GND
PS
GND
PS
GND
PS
GND
I
I
I
Description
Test mode select provides the logic levels needed to change the TAP controller
from state to state during the boundary scan test.
Test reset is used to reset the TAP controller (active LOW). Grounding is
mandatory in Functional mode.
Test clock is used to drive the TAP controller.
Test data input is the serial data input for the test data instruction.
Test data output is the serial test data output pin. The data is provided on the
falling edge of TCK.
IF positive analog input for internal ADC
IF negative analog input for internal ADC
positive analog current output of the video output
negative analog current output of the video output
positive analog current output of the SSIF/mono sound output
negative analog current output of the SSIF/mono sound output
External bias setting of the DACs. An external resistor (1 kΩ typical) has to be
connected between RSET and the analog ground of the board. This resistor
generates the current into the DACs and also defines the full scale output
current. The total parasitic capacitance seen externally from the RSET pin has to
be lower than 20 pF.
DAC1 (video DAC) and DAC reference module analog supply voltage (3.3 V
typical)
DAC2 (sound DAC) analog supply voltage (3.3 V typical)
DAC reference module analog ground supply voltage (0 V typical)
IF ADC analog supply voltage (3.3 V typical)
IF ADC digital supply voltage (3.3 V typical)
ADC analog ground supply voltage (0 V typical)
ADC, PLL and DACs digital supply voltage (1.2 V typical)
ADC, PLL and DACs digital ground supply voltage (0 V typical)
crystal oscillator and clock PLL analog supply voltage (1.2 V typical)
crystal oscillator and clock PLL analog ground supply voltage (0 V typical)
core digital supply voltage (1.2 V typical)
core digital ground supply voltage (0 V typical)
ring digital supply voltage (3.3 V typical)
ring digital ground supply voltage (0 V typical)
internally connected; connect to ground
internally connected; connect to ground
internally connected; connect to ground
[1] All digital inputs are 5 V tolerant (except pin XIN).
TDA8295_1
Product data sheet
Rev. 01 — 4 February 2008
© NXP B.V. 2008. All rights reserved.
9 of 77