TDA6650ATT Datasheet, PDF (2/54 Pages) NXP Semiconductors – 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog)

NXP Semiconductors
TDA6650ATT; TDA6651ATT
5 V mixer/oscillator and low noise PLL synthesizer
Five open-drain PMOS ports are included on the IC. Two of them, BS1 and BS2, are also
dedicated to the selection of the low, mid and high bands. PMOS port BS5 pin is shared
with the ADC.
The AGC detector provides a control that can be used in a tuner to set the gain of the
RF stage. Six AGC take-over points are available by software. Two programmable AGC
time constants are available for search tuning and normal tuner operation.
The local oscillator signal is fed to the fractional-N divider. The divided frequency is
compared to the comparison frequency into the fast phase detector which drives the
charge pump. The loop amplifier is also on-chip, including the high-voltage transistor to
drive directly the 33 V tuning voltage without the need to add an external transistor.
The comparison frequency is obtained from an on-chip crystal oscillator. The crystal
frequency can be output to the XTOUT pin to drive the clock input of a digital
demodulation IC.
Control data is entered via the I²C-bus; six serial bytes are required to address the device,
select the Local Oscillator (LO) frequency, select the step frequency, program the output
ports and set the charge pump current or enable or disable the crystal output buffer, select
the AGC take-over point and time constant and/or select a specific test mode. A status
byte concerning the AGC level detector and the ADC voltage can be read out on the SDA
line during a read operation. During a read operation, the loop ‘in-lock’ flag, the power-on
reset flag and the automatic loop bandwidth control flag are read.
The device has 4 programmable addresses. Each address can be selected by applying a
specific voltage to pin AS, enabling the use of multiple devices in the same system.
The I²C-bus is fast mode compatible, except for the timing as described in the functional
description and is compatible with 5 V, 3.3 V and 2.5 V microcontrollers depending on the
voltage applied to pin BVS.
2. Features
TDA6650ATT_6651ATT_2
Product data sheet
I Single-chip 5 V mixer/oscillator and low phase noise PLL synthesizer for TV and VCR
tuners, dedicated to hybrid (digital and analog) and pure digital applications for
Japanese standards (NTSC and ISDB-T)
I Five possible step frequencies to cope with different digital terrestrial TV and
analog TV standards
I Eight charge pump currents between 40 µA and 600 µA to reach the optimum phase
noise performance over the bands
I I²C-bus protocol compatible with 2.5 V, 3.3 V and 5 V microcontrollers:
N Address + 5 data bytes transmission (I²C-bus write mode)
N Address + 1 status byte (I²C-bus read mode)
N Four independent I²C-bus addresses
I Five PMOS open-drain ports with 15 mA source capability for band switching and
general purpose; one of these ports is combined with a 5-step ADC
I Wideband AGC detector for internal tuner AGC:
N Six programmable take-over points
N Two programmable time constants
N AGC flag
Rev. 02 — 2 February 2007
© NXP B.V. 2007. All rights reserved.
2 of 54