|
COP87L84BC Datasheet, PDF (39/54 Pages) National Semiconductor (TI) – 8-Bit CMOS OTP Microcontrollers with 16k Memory, Comparators, and CAN Interface | |||
|
◁ |
Interrupts (Continued)
TABLE 9. Interrupt Vector Table
Arbitration
Ranking
Source
1
Software Trap
2
Reserved
3
CAN Receive
4
CAN Error
(transmit/receive)
5
CAN Transmit
6
Pin G0 Edge
7
IDLE Timer Underflow
8
Timer T1A/Underflow
9
Timer T1B
10
MlCROWIRE/PLUS
11
PWM timer
12
Reserved
13
Reserved
14
Reserved
15
Port L/Wake Up
16
Default VIS Interrupt
Vector
Address
Hi-Low
Byte
0yFEâ0yFF
0yFCâ0yFD
0yFAâ0yFB
0yF8â0yF9
0yF6â0yF7
0yF4â0yF5
0yF2â0yF3
0yF0â0yF1
0yEEâ0yEF
0yECâ0yED
0YEAâ0yEB
0yE8â0yE9
0yE6â0yE7
0yE4â0yE5
0yE2â0yE3
0yE0â0yE1
Note 14: y is VIS page, y â 0
If, by accident, a VIS gets executed and no interrupt is ac-
tive, then the PC (Program Counter) will branch to a vector
located at 0yE0-0yE1.
VIS Execution
When the VIS instruction is executed it activates the arbitra-
tion logic. The arbitration logic generates an even number
between E0 and FE (E0, E2, E4, E6 etc...) depending on
which active interrupt has the highest arbitration ranking at
the time of the 1st cycle of VIS is executed. For example, if
the software trap interrupt is active, FE is generated. If the
external interrupt is active and the software trap interrupt is
not, then FA is generated and so forth. If the only active inter-
rupt is software trap, than E0 is generated. This number re-
places the lower byte of the PC. The upper byte of the PC re-
mains unchanged. The new PC is therefore pointing to the
vector of the active interrupt with the highest arbitration rank-
ing. This vector is read from program memory and placed
into the PC which is now pointed to the 1st instruction of the
service routine of the active interrupt with the highest arbitra-
tion ranking.
Figure 36 illustrates the different steps performed by the VIS
instruction. Figure 37 shows a flowchart for the VIS instruc-
tion.
The non-maskable interrupt pending flag is cleared by the
RPND (Reset Non-Maskable Pending Bit) instruction (under
certain conditions) and upon RESET.
FIGURE 36. VIS Operation
DS101137-29
39
www.national.com
|
▷ |