DS90C2501 Datasheet, PDF (12/48 Pages) National Semiconductor (TI) – Transmitter with built-in scaler for LVDS Display Interface (LDI)

DS90C2501 Pin Description
Pin Name
Pin No.
DVO INTERFACE
D0–D23
17, 16,
15, 14,
13, 12, 9,
8, 7, 6, 5,
4, 32, 31,
30, 29,
28, 27,
26, 25,
24, 23,
22, 21
DE
3
HSYNC
2
VSYNC
1
CLKINP
10
CLKINM
11
HOST INTERFACE
RESETN
61
S2CCLK
72
S2CDAT
71
MSEN
98
PD
99
CLOCK
REFCLK1
18
I/O Type
I-LVTTL/ Low
Swing (See
V_REF signal
description
for more
information
on Low
Swing)
I-LVTTL/ Low
Swing
I-LVTTL/ Low
Swing
I-LVTTL/ Low
Swing
I-LVTTL/ Low
Swing
Differential
I-LVTTL/ Low
Swing
Differential
I-LVTTL 2.5
I-LVTTL3V
I/O-LVTTL3V
O-LVTTL 2.5
I-LVTTL 2.5
I-LVTTL3V
Description
DVO Port RGB input data
When DUAL pin = GND inputs D0–D11 correspond to LVDS ports A0–A3.
When DUAL pin = ¹â„2V_CC, 1st pixel from D0–D11 corresponds to LVDS ports
A0–A3, 2nd pixel from D0–D11 corresponds to LVDS ports A4–A7.
When DUAL pin = V_CC, 1st pixel from D0–D11 corresponds to LVDS ports
A0–A3, 2nd pixel from D12–D23 corresponds to LVDS ports A4–A7.
Note: Ports refer to the corresponding differential LVDS pin pairs. The port A nomenclature should not
be confused with the serial interface slave address pins AO-A2.
Display Data Enable. When High, input pixel data is valid to DS90C2501
when R_FDE bit = High (default). See RFDE register field for more
information .
Display Horizontal Sync input control signal.
Display Vertical Sync input control signal.
“Positive” differential pixel clock input. A differential clock is recommended for
applications 65 MHz or higher.
“Minus” differential pixel clock input. A differential clock is recommended for
applications 65 MHz or higher.
Active low RESET signal. Asserting RESETN will reset all internal logic and
clear the Host Interface registers.
This is the clock line for the two-wire serial communication interface. Normally
a pull-up resistor is required in the system.
This is the data line for two-wire serial communication interface. A Pull-up
resistor is normally required in the system.
Interrupt signal. This is an open drain output, a pull-up resistor is required.
Please refer to MDI, RSEN, TSEL and MSEL register fields in Register Field
Definitions for more information. This signal requires support from host
software.
Power Down Signal. A logic “0” will place the device in power down mode per
Table 1 below.
When maximum power savings is desired, the PD pin or soft power down bit
(Reg 08h bit 0) should be used to power down the DS90C2501.
LVDS outputs of the device will be in TRI-STATE.
Scaling engine will be powered down, and retain all register values.
PLL will be powered down.
All data input pads will be powered down. V_REF circuit is powered down. The
two-wire serial communication interface remains active and all register
contents will be retained.
All GPIO pins will be disabled (tri-state if programmed as an output).
ENAVDD, ENABKL, PWM, VSTALL and HIRQ pins remain active and can be
accessed through the two-wire serial communication interface.
Reference clock, — A 3V, 14.318 MHz clock is required for internal control
and timing. This clock must be stable when the DS90C2501 is powered-up.
www.national.com
12