UPD70F3114 Datasheet, PDF (439/692 Pages) NEC – 32-Bit Single-Chip Microcontrollers

CHAPTER 10 SERIAL INTERFACE FUNCTION
10.3 Asynchronous Serial Interface 1 (UART1)
10.3.1 Features
• Clocked (synchronous) mode/asynchronous mode can be selected
• Operation clock
Synchronous mode: Baud rate generator/external clock selectable
Asynchronous mode: Baud rate generator
• Transfer rate
300 bps to 153,600 bps (in asynchronous mode, fXX = 40 MHz)
4800 bps to 1000000 bps (in synchronous mode)
• Full-duplex communications (LSB first)
On-chip receive buffer register 1 (RXB1)
• Three-pin configuration
TXD1: Transmit data output pin
RXD1: Receive data input pin
ASCK1: Synchronous serial clock I/O
• Reception error detection function
• Parity error
• Framing error
• Overrun error
• Interrupt sources: 2 types
• Reception completion interrupt (INTSR1): Interrupt is generated when receive data is transferred from the
shift register to receive buffer register 1 (RXB1) after serial
transfer is completed during a reception enabled state.
• Transmission completion interrupt (INTST1): Interrupt is generated when the serial transmission of trans-
mit data (8/7 bits) from the shift register is completed.
• The character length of transmit/receive data is specified by the ASIM10 register (extension bits are specified
by the ASIM11 register)
• Character length: 7 or 8 bits
9 bits (when extension bit is added)
• Parity functions: Odd, even, 0, or no parity
• Transmission stop bits: 1 or 2 bits
• Communication mode: 1-frame transfer or 2-frame continuous transfer enabled
• On-chip dedicated baud rate generator
Remark fXX: Internal system clock
User’s Manual U15195EJ5V0UD
439