|
PIC24HJ128GP206-I Datasheet, PDF (37/286 Pages) Microchip Technology – High-Performance, 16-Bit Microcontrollers | |||
|
◁ |
TABLE 3-10: UART2 REGISTER MAP
SFR
Name
SFR
Addr
Bit 15
Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8
Bit 7
Bit 6
U2MODE
U2STA
U2TXREG
U2RXREG
U2BRG
Legend:
0230 UARTEN
â
USIDL IREN RTSMD
â
UEN1 UEN0 WAKE LPBACK
0232 UTXISEL1 UTXINV UTXISEL0 â UTXBRK UTXEN UTXBF TRMT
URXISEL<1:0>
0234
â
â
â
â
â
â
â
0236
â
â
â
â
â
â
â
0238
Baud Rate Generator Prescaler
x = unknown value on Reset, â = unimplemented, read as â0â. Reset values are shown in hexadecimal.
Bit 5
Bit 4
Bit 3
ABAUD URXINV BRGH
ADDEN RIDLE PERR
UART Transmit Register
UART Receive Register
Bit 2
Bit 1
PDSEL<1:0>
FERR OERR
Bit 0
STSEL
URXDA
All
Resets
0000
0110
xxxx
0000
0000
TABLE 3-11: SPI1 REGISTER MAP
SFR
Name
SFR
Addr
Bit 15
Bit 14
Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
SPI1STAT
SPI1CON1
SPI1CON2
SPI1BUF
Legend:
0240 SPIEN
â
SPISIDL
â
â
â
â
â
â
SPIROV
0242
â
â
â
DISSCK DISSDO MODE16 SMP
CKE
SSEN
CKP
0244 FRMEN SPIFSD FRMPOL â
â
â
â
â
â
â
0248
SPI1 Transmit and Receive Buffer Register
x = unknown value on Reset, â = unimplemented, read as â0â. Reset values are shown in hexadecimal.
â
MSTEN
â
Bit 4
Bit 3
Bit 2
â
â
â
SPRE<2:0>
â
â
â
Bit 1
Bit 0
SPITBF SPIRBF
PPRE<1:0>
FRMDLY
â
All
Resets
0000
0000
0000
0000
TABLE 3-12: SPI2 REGISTER MAP
SFR Name
SFR
Addr
Bit 15
Bit 14
Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
SPI2STAT
SPI2CON1
SPI2CON2
SPI2BUF
Legend:
0260 SPIEN
â
SPISIDL
â
â
â
â
â
â
SPIROV
0262
â
â
â
DISSCK DISSDO MODE16 SMP
CKE
SSEN
CKP
0264 FRMEN SPIFSD FRMPOL â
â
â
â
â
â
â
0268
SPI2 Transmit and Receive Buffer Register
x = unknown value on Reset, â = unimplemented, read as â0â. Reset values are shown in hexadecimal.
â
MSTEN
â
Bit 4
Bit 3
Bit 2
â
â
â
SPRE<2:0>
â
â
â
Bit 1
Bit 0
All
Resets
SPITBF SPIRBF
PPRE<1:0>
FRMDLY â
0000
0000
0000
0000
|
▷ |