English
Language : 

LTC4015_15 Datasheet, PDF (44/76 Pages) Linear Technology – Multichemistry Buck Battery Charger Controller with Digital Telemetry System
LTC4015
Applications Information
If testing is to be done with a electronic load in constant-
current mode, care must be taken if using CC mode that
instability may occur. A few milli Farads on VBAT, with
enough series R (e.g. ESR) to give a zero around 1kHz
range can help in this situation.
Inductor Selection
The operating frequency and inductor selection are interre-
lated. Higher operating frequencies allow the use of smaller
inductor and capacitor values but generally also results in
lower efficiency because of MOSFET switching and gate
charge losses. In addition, the effect of inductor value
on ripple current must also be considered. The inductor
ripple current decreases with higher inductance or higher
frequency and increases with higher VIN. Accepting larger
values of ripple current allows the use of low inductances,
but results in higher output voltage ripple and greater core
losses. For the LTC4015, the best overall performance will
be attained if the inductor is chosen to be:
L = VBAT •(1– VBAT / VIN(MAX))
0.25 • f •ICHG(MAX)
Where VBAT is the highest BATSENS voltage, VIN(MAX) is
the maximum input voltage, ICHG(MAX) is the maximum
regulated charge current and fSW is the switching fre-
quency. Using these equations, the inductor ripple will be
at most 25% of ICHG(MAX). Once the value for L is known,
the type of inductor core must be selected. Ferrite cores
are recommended for their very low core loss. Selection
criteria should concentrate on minimizing copper loss and
preventing saturation. Ferrite core material saturates hard,
which means that inductance collapses abruptly when the
peak design current is exceeded. This causes an abrupt
increase in inductor ripple current and consequent out-
put voltage ripple. Do not allow the core to saturate! The
saturation current for the inductor should be at least 60%
higher than the maximum regulated current, ICHG(MAX).
CSYS and CBAT Capacitance
The specification for CSYS will be determined by the desired
ripple voltage:
∆VSYS
=
VBAT
VSYS
1–

VBAT
VSYS
CICSHYGS(•MfASXW) +ICHG(MAX) • ESRCSYS
In continuous mode, the source current of the top MOSFET
is a square wave of duty cycle (VBAT/VSYS). To prevent
large voltage transients, a low ESR capacitor sized for
the maximum RMS current must be used. The maximum
RMS capacitor current is given by:
IRMS
=
ICHG(MAX)
VBAT
VSYS
VBAT – 1
VSYS
This formula has a maximum at VSYS = 2 VBAT, where
IRMS = ICHG(MAX)/2. This simple worst-case condition
is commonly used for design because even significant
deviations do not offer much relief. Medium voltage (20V
to 35V) ceramic, tantalum, OS-CON and switcher rated
electrolytic capacitors can be used as input capacitors.
Sanyo OS-CON SVP, SVPD series; Sanyo POSCAP TQC
series or aluminum electrolytic capacitors from Panasonic
WA series or Cornel Dublilier SPV series, in parallel with
a couple of high performance ceramic capacitors, can be
used as an effective means of achieving low ESR and high
bulk capacitance.
The purpose of the VBAT capacitor is to filter the induc-
tor current ripple as well as to stabilize the charger if the
battery is not present or has high BSR. The VBAT ripple
(ΔVBAT) is approximated by:
ΔVBAT
=
ΔIP-P


8
•
1
CBAT
•
fSW
+ESRCBAT
Where fSW is the operating frequency, CBAT is the ca-
pacitance on VBAT and ΔIP-P is the ripple current in the
inductor. The output ripple is highest at maximum input
voltage since ΔIP-P increases with input voltage.
4015f
44
For more information www.linear.com/LTC4015