IS66WVC4M16ALL Datasheet, PDF (61/67 Pages) Integrated Silicon Solution, Inc – Mixed Mode supports asynchronous write and synchronous read operation

IS66WVC4M16ALL
IS67WVC4M16ALL
Figure 46: Asynchronous WRITE (ADV# LOW) followed by Burst READ
CLK
Address
DQ0-
DQ15
ADV#
CE#
UB#/LB#
t_AS t_LZ
t_WC
t_AW
t_WR
VALID
ADDRESS
t_WHZ
t_DW t_DH
VALID
DATA
VALID
ADDRESS
t_SP t_HD
t_SP t_HD
NOTE2
t_CSP
t_CW
t_CBPH
t_BW
t_SP
t_CLK
t_ACLK
t_KOH
VALID
OUTPUT
t_HD
t_HD
WE#
t_WPH
t_WP
OE#
t_CEW
WAIT ^HiZ
t_HZ
HiZ
t_OLZ
t_BOE
t_HZ
t_KHTL
Notes:
1. Non-default BCR settings for asynchronous WRITE followed by burst READ: fixed or variable
latency; latency code 2 (3 clocks); WAIT active LOW; WAIT asserted during delay.
2. When transitioning between asynchronous and variable-latency burst operations, CE# must
go HIGH. CE# can stay LOW when transitioning to fixed-latency burst READs. A refresh
opportunity must be provided every tCEM. A refresh opportunity is satisfied by either of the
following two conditions: a) clocked CE# HIGH or b) CE# HIGH for longer than 15ns.
Rev. B | July 2012
www.issi.com – [e-mail]
61