IS66WVC4M16ALL Datasheet, PDF (45/67 Pages) Integrated Silicon Solution, Inc – Mixed Mode supports asynchronous write and synchronous read operation

IS66WVC4M16ALL
IS67WVC4M16ALL
Figure 30: Burst READ at End of Row (Wrap Off)
t_CLK
CLK
Address
DQ0-
DQ15
VALID
OUTPUT
ADV# VIH
VIH
CE#
VIL
VALID
OUTPUT
VALID
OUTPUT
End of Row (A[7:0]=FFh)
NOTE2
t_HZ
UB#/LB# VIL
WE#
OE# ^VIL
WAIT
t_KHTL
t_HZ
Notes:
1. Non-default BCR settings for burst WRITE at end of row: fixed or variable latency; WAIT
active LOW; WAIT asserted during delay.
2. For burst READs, CE# must go HIGH before the second CLK after the WAIT period begins
(before the second CLK after WAIT asserts with BCR[8] = 0, or before the third CLK after
WAIT asserts with BCR[8] = 1).
Rev. B | July 2012
www.issi.com – [e-mail]
45